VMIVME-DMA

VMEbus DMA INTERFACE

INSTRUCTION MANUAL SECOND EDITION

DOCUMENT NO. 500-000DMA-000

Revised February 1991

VME MICROSYSTEMS INTERNATIONAL CORPORATION 12090 SOUTH MEMORIAL PARKWAY HUNTSVILLE, ALABAMA 35803-3308 (205) 880-0444 1-800-322-3616



Suite 306, 220 Pacific Highway, Crows Nest, NSW 2065 AUSTRALIA Phone (02) 9966 1700 Fax (02) 9966 1681 E-mail info@vme.com.au

NOTICE

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, VMIC assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

VMIC reserves the right to make any changes, without notice, to this or any of VMIC's products to improve reliability, performance, function, or design.

VMIC does not assume any liability arising out of the application or use of any product or circuit described herein; nor does VMIC convey any license under its patent rights or the rights of others.

VME Microsystems Internetional Corporation

All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless granted express written permission from VMIC.

© January 1986 by VME Microsystems International Corporation

VM	1G	RECO	ORD OF REVISIONS					
REVISIÓN DATE PA			AGES INVOLVED	CHANGE NUMBER				
Α	05/24/88	Release Ma	anual		88-0	090		
В	06/06/88	Section 4, 8	Section 5		88-0	119		
С	07/11/88	Table of Co	ontents, Appendix A		88-0	137		
D	07/25/89	Release ZZ	Z version		89-0	05 5		
E	11/02/89	Cover, page	e ii, and Appendix A		89-0	146		
F	01/16/90	Cover, page	e ii, and Appendix A		89-0	175		
G	12/04/90	Cover, page	e ii, and Appendix A		90-0	072		
J .	12/04/90 02/15/91	_	e ii, and Appendix A e ii, 3-3,3-7,3-12 and		90-0 90-0			
VME MICROSYS		ORP.	DOC NO FOR SPORTING OF		REVLTR	PAGE NO.		
12090 South Meme Huntsviile, Al 358		880-0444	DOC. No. 500-000DMA-00	00	J	ii		

VMIC SAFETY SUMMARY

THE FOLLOWING GENERAL SAFETY PRECAUTIONS MUST BE OBSERVED DURING ALL PHASES OF THIS OPERATION, SERVICE, AND REPAIR OF THIS PRODUCT. FAILURE TO COMPLY WITH THESE PRECAUTIONS OR WITH SPECIFIC WARNINGS ELSEWHERE IN THIS MANUAL VIOLATES SAFETY STANDARDS OF DESIGN, MANUFACTURE, AND INTENDED USE OF THE PRODUCT. VME MICROSYSTEMS INTERNATIONAL CORPORATION ASSUMES NO LIABILITY FOR THE CUSTOMER'S FAILURE TO COMPLY WITH THESE REQUIREMENTS.

GROUND THE SYSTEM

To minimize shock hazard, the chassis and system cabinet must be connected to an electrical ground. A three-conductor AC power cable should be used. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE

Do not operate the system in the presence of flammable gases or fumes. Operation of any electrical system in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS

Operating personnel must not remove product covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

DO NOT SUBSTITUTE PARTS OR MODIFY SYSTEM

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to VME Microsystems International Corporation for service and repair to ensure that safety features are maintained.

DANGEROUS PROCEDURE WARNINGS

Warnings, such as the example below, precede only potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

DANGEROUS VOLTAGES, CAPABLE OF CAUSING DEATH, ARE PRESENT IN THIS SYSTEM. USE EXTREME CAUTION WHEN HANDLING, TESTING, AND ADJUSTING.

SAFETY SYMBOLS

GENERAL DEFINITIONS OF SAFETY SYMBOLS USED IN THIS MANUAL



Instruction manual symbol: the product is marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the system.



Indicates dangerous voltage (terminals fed from the interior by voltage exceeding 1000 volts are so marked).






Protective conductor terminal. For protection against electrical shock in case of a fault. Used with field wiring terminals to indicate the terminal which must be connected to ground before operating equipment.



Low-noise or noiseless, clean ground (earth) terminal. Used for a signal common, as well as providing protection against electrical shock in case of a fault. Before operating the equipment, terminal marked with this symbol must be connected to ground in the manner described in the installation (operation) manual.



Frame or chassis terminal. A connection to the frame (chassis) of the equipment which normally includes all exposed metal structures.



Alternating current (power line).



Direct current (power line).



Alternating or direct current (power line).

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, a practice, a condition, or the like, which, if not correctly performed or adhered to, could result in injury or death to personnel.



The CAUTION sign denotes a hazard. It calls attention to an operating a procedure, a practice, a condition, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the system.

NOTE:

The NOTE sign denotes important information. It calls attention to a procedure, a practice, a condition or the like, which is essential to highlight.

VMIVME-DMA VMEbus DMA Interface

TABLE OF CONTENTS

	Para
SECTIO	1. INTRODUCTION
1.1 1.2 1.3	INTRODUCTION
SECTIO	N 2. PHYSICAL DESCRIPTION AND SPECIFICATIONS
2.1 2.2 2.3	PHYSICAL DESCRIPTION
SECTIO	3. THEORY OF OPERATION
3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.9.1 3.9.2 3.9.2.1 3.9.2.2	BŁOCK DIAGRAMS
SECTIO	1 4. PROGRAMMING
4.1 4.1.2 4.2 4.3 4.4	PROGRAMMING OVERVIEW 4-1 Transfer Protocol 4-1 REGISTER BIT DEFINITIONS 4-1 SEOUENCE OF REGISTER LOADING 4-9 PROGRAMMING THE SCB68430 DMAI 4-9

TABLE OF CONTENTS (Continued)

SECTIO	N 4. PROGRAMMING (Concluded)	Page
4.4.1 4.4.1.2 4.4.2 4.4.2.1 4.4.2.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.5 4.5 4.5	Channel Status Register/Channel Error Register. Channel Status Register (CSR). Channel Error Register (CER). Device Control Register/Operation Control Register. Device Control Register (DCR). Operation Control Register (OCR). Sequence Control Register (SCR). Channel Control Register (CCR). Memory Transfer Count Register. Memory Address Counter Registers. DMA Interrupt Vector Register (DIVR). Channel Priority Register (CPR). PROGRAMMING THE MC68153 BIM.	4-9 4-14 4-15 4-15 4-16 4-16 4-16
4.5.2 4.6 4.6.1 4.6.2 4.6.3 4.7	Attention Interrupt Control Register (AICR) and DMA Interrupt Control Register (DICR) Attention Interrupt Vector Register (AIVR) PROGRAMMING THE ON-BOARD REGISTERS Board Control Register (BCR) Device Status Register (DSR) Address Modifier Register (AMR) SAMPLE SOFTWARE LISTINGS	4-17 4-17 4-18 4-19
5.1 5.2 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 5.3.6 5.4 5.5 5.6	UNPACKING PROCEDURES	5-1 5-1 5-2 5-2 5-5 5-5

TABLE OF CONTENTS (Continued)

SECTIO	N 6. MAINTENANCE AND WARRANTY	Page
6.1 6.2 6.3 6.4 6.4.1 6.4.2 6.4.3 6.4.4 6.4.5 6.4.6	MAINTENANCE MAINTENANCE PRINTS WARRANTY OUT-OF-WARRANTY REPAIR POLICY Repair Category Repair Pricing Payment Shipping Charges Shipping Instructions Warranty on Repairs. Exclusions	6-1 6-1 6-2 6-3 6-3 6-3 6-4 6-4
6.4.7	LIST OF FIGURES	•

<u>Figure</u>		<u>Page</u>
1.2-1	VMIVME-DMA Photograph	1-2
1.2-2	Typical VMIVME-DMA Configuration with User Device	
1.2-3	Typical VMIVME-DMA Back-to-Back Configuration	
3.1-1	VMIVME-DMA Functional Block Diagram	3-2
3.1-2	Timing for Output Data Transfers	3-3
3.1-3	Timing for Input Data Transfers	3-3
3.4-1	Functional Block Diagram of DMA interface Signals	3-5
3.6-1	VMIVME-DMA Power Section Functional Block Diagram	3-6
3.7-1	VMIVME-DMA Address Decode Section Detailed Block Diagram	
3.7-2	VMIVME-DMA Functional Block Diagram	3-9
3.7-3	VMIVME-DMA Board Control Register Logic	3-10
3.7-4	VMIVME-DMA Data Section Detailed Block Diagram	
5.3-1	Switch and Jumper Locations	
5.3.1-1	Jumper Installation for Selection of VMEbus Priority Level	
5.4-1	VMIVME-DMA Base Address Configuration	
5.6-1	VMIVME-DMA Cabling Pictorial Diagram	5-10

TABLE OF CONTENTS (Concluded)

LIST OF TABLES

<u>Table</u>		<u>Page</u>
4.1-1	VMIVME-DMA Register Address Map	4-2
4.2-1	DMA Interface Register Bit Formats.	4-3
4.2-2	Interrupt Module (68153) Register Bit Definitions	4-7
4.2-3	Registers Located External to DAMI and BIM ICs (On Board)	4-8
4.3-1	Register Initialization Sequence for Transmitting a 4K Word Block Starting Data Address \$40000	
4.3-2	Register Initialization Sequence for Transmitting a Second 4K Word Block Starting Data Address \$20000	d
4.3-3	Register Initialization Sequence for Receiving a 4K Word Block Starting Data Address \$40000	
4.3-4	Register Initialization Sequence for Receiving a Second 4K Word Block Starting Data Address \$20000.	
5.3.2-1	Link Master Selection Installation of Jumper JC	4 -13
5.3.5-1	Go Flip-Flop Configuration (JH)	5-2
5.3.6-1	Suggested Deskew Time Delays (Jumper Selectable) vs Expected Cable Time Skew and Cable Length.	
5.6-1	Data Connector P3	5-8
5.6-2	Control Connector P4	5-9

APPENDICES

- Assembly Drawing, Parts List, and Schematic Integrated Circuit Technical Specifications DMA Test Software Listing
- В
- С

SECTION 1

INTRODUCTION

1.1 INTRODUCTION

The VMIVME-DMA VMEbus DMA Interface is a general-purpose DMA interface that is compatible with the VMEbus. It can be interfaced with a user's device or connected back-to-back with another VMIVME-DMA to form a high performance VMEbus-to-VMEbus link. Features of the VMIVME-DMA include the following:

- a. 8-, 16-, and 32-bit parallel DMA data transfers
- b. Simple handshake
- c. VMEbus-to-VMEbus link using two VMIVME-DMAs
- d. Programmable address modifiers
- e. Interrupt for user's device
- f. Programmable interrupt vectors and levels
- g. Burst or single-cycle transfers
- h. Switch selectable module address

1.2 FUNCTIONAL DESCRIPTION

The VMIVME-DMA provides a general purpose DMA interface that allows a user's device to be connected to the VMEbus. The VMIVME-DMA Board (see Figure 1.2-1) incorporates a 68430 DMA integrated circuit to control DMA transfer by providing the logic necessary to control the VMEbus during transfers and to control the handshake with the user's device. A typical configuration is shown in Figure 1.2-2. The VMIVME-DMA also has the capability of operating in a back-to-back configuration with another VMIVME-DMA to provide a VMEbus-to-VMEbus link (see Figure 1.2-3). If both VMEbuses implement a 32-bit data path, the 32-bit transfers can be performed.

The VMIVME-DMA provides a simple request/acknowledge and data ready/data taken handshake to the user's device. For more detailed information, see Section 3, Theory of Operation. The 68430 used in the VMIVME-DMA is software compatible with the 68440 and the 68450, and it also has the capability of performing 32-bit transfers in a single cycle.

The VMIVME-DMA provides a user programmable on-board interrupter. This allows the user's device to generate a VMEbus interrupt. This interrupt may be enabled or disabled by the user, and provides a software programmable vector.

MDMA/F1.2-1

Figure 1.2-1. VMIVME-DMA Photograph




Figure 1.2-2. Typical VMIVME-DMA Configuration with User Device




Figure 1.2-3. Typical VMIVME-DMA Back-to-Back Configuration

The VMIVME-DMA also provides a user-programmable output that may be used to interrupt and alert the user's device.

1.3 REFERENCE MATERIAL LIST

The reader should refer to "The VMEbus Specification" for a detailed explanation of VMEbus. "The VMEbus Specification" is available from the following source:

VITA
VMEbus International Trade Association
10229 N. Scottsdale Road
Scottsdale, AZ 85253
(602) 951-8866



SECTION 2

PHYSICAL DESCRIPTION AND SPECIFICATIONS

2.1 PHYSICAL DESCRIPTION

The VMIVME-DMA interface is implemented on a double Eurocard form factor printed circuit board. Connection to a user's device, or to another VMIVME-DMA, is accomplished via two 64-conductor flat-ribbon cables accessible from the front panel. The VMIVME-DMA has two male DIN connectors (Panduit No. 100-964-053) which mate with DIN connectors designed for flat-ribbon cables (Panduit No. 120-964-455).

2.2 DETAILED SPECIFICATIONS

Detailed specifications are shown in Section 2.3. Transfer rates listed are a function of the speed of global memories and interconnecting cable length. Specifications listed were measured using two DMA boards connected back-to-back as a VMEbus communication link.

The user should refer to Section 5 of this manual for additional information concerning the configuration and installation of this product.

2.3 SPECIFICATIONS

VMEbus MASTER/SLAVE

As a master:

A16:A24:D8:D16:D32

Bus request levels 0, 1, 2, or 3 (jumper

selectable)

As a slave:

A16:D8:D16

Addressable on 256-byte boundaries

TRANSFER SPECIFICATIONS

Maximum Transfer Rate

Burst:

Single Cycle: Transfer Mode: 4.65 Megabytes/sec (0.86 μs/transfer)*2.3 Megabytes/sec (1.74 μs/transfer)*

Bidirectional half duplex

^{*}Transfer rates degrade as function of cable length and memory access time. Rates specified are for 125 ns memory and 25-foot cables. Add 4 nanoseconds per foot per transfer.

Transfer Size:

Maximum Block Size:

Word Counter Range:

Address Counter Range:

8, 16, 32 bits**

256 K-4 bytes

16 bits

24 bits

I/O CABLES (not included)

Connection Cables:

Two 64-conductor flat-ribbon cables

Maximum Cable Length:*

50 feet

POWER REQUIREMENTS

3.0 A typical at +5 VDC

ENVIRONMENTAL REQUIREMENTS

Temperature Range:

0° to 55 °C, Operating

-20° to 85 °C, Storage

Relative Humidity Range:

20% to 80%, non-condensing

PHYSICAL DIMENSIONS

Double Eurocard 160 mm x 233.4 mm x 12

mm EXP

^{*}Transfer rates degrade as function of cable length and memory access time. Rates specified are for 125 ns memory and 25-foot cables. Add 4 nanoseconds per foot per transfer.

SECTION 3

THEORY OF OPERATION

3.1 BLOCK DIAGRAMS

As shown in the functional block diagram (see Figure 3.1-1), the VMIVME-DMA interface provides for the exchange of program controlled interrupts and status, as well as a 32-bit data bus with handshake signals. The functions of these interface signals are described in Section 3.9. The handshake sequencing of the signals is depicted in Figures 3.1-2 and 3.1-3. Although the VMIVME-DMA interface was developed for high-speed, 32-bit, VMEbus link communications, it may also be used as a general purpose DMA controller.

3.2 OPERATIONAL OVERVIEW


The VMIVME-DMA may be utilized in a VME-to-VME link (back-to-back configuration) or linked to an external device. In a VME-to-VME link, the VMIVME-DMA communicates with another DMA board in a separate VMEbus chassis. The VMIVME-DMA may communicate with a user's device provided, however, that custom logic is added to a compatibility board.

To operate in any application, a transfer protocol (see Section 3.3) must be established. Once this is determined, the VMIVME-DMA may be programmed, as detailed in Section 4.1. The operation of this device requires that the bus transfer type (word/byte and direction) is set before the start of any data transfers, and not on a cycle-by-cycle basis. Detailed functional block diagrams of all major logic sections of the DMA board are shown in the figures throughout this section of the manual.


3.3 TRANSFER PROTOCOL

In order for DMA transfers to take place, the DMA interfaces must be set up at both ends of the link. Therefore, if a CPU on one bus is to set up a data transfer, a second CPU on the second bus must set up the DMA interface on that bus to the correct memory address, word count, and direction of transfer.

The manner in which CPUs in two separate buses determine the proper setup sequences is referred to as the transfer protocol. There are several types of protocols that may be used with the DMA.




3-2



**** Do Not Assert REQUEST IN until >250ns after TRANSMIT CMD goes LOW.

Figure 3.1-2. Timing for Output Data Transfers



^{**}Rising edge of REQUEST IN initiates the rising edge of REQUEST QUT.

Figure 3.1-3. Timing for Input Data Transfers

^{***}Do not assert REQUEST IN until the prior data word has been acknowledged by a positive edge on the REQUEST OUT line.

One protocol type would consist of the following:

- CPU in one bus interrupts the second bus.
- b. Both DMA interfaces are set up to transfer a control data block.
- c. The control data block is then used to setup the DMA interface in the second bus. This protocol would simply have to insure in advance what the size and direction of transfer of the control block would be.

A second protocol type would consist of using predetermined transfer blocks and sizes and sequences. A third protocol type would consist of sending the DMA setup data via a serial communication link.

3.4 DATA TRANSFER DESCRIPTION

When the VMIVME-DMA transfers individual data works to or from an external device, it becomes the VMEbus master and transfers the data via DMA transfers to or from memory. It asserts the VMEbus address, control lines, address modifier, and sends or receives data. The data transfers are controlled by a 68430 DMA interface integrated circuit (IC). Handshake signals to/from the 68430 are converted to/from DMA compatible handshake signals. A functional block diagram of the DMA interface handshake signals is shown in Figure 3.4-1.

3.5 VME-TO-VME LINK

Two VMIVME-DMA boards may be connected back-to-back to create a DMA link between two VME chassis. In this configuration, the two boards are connected so that their data buses and control signals are cross coupled to allow them to transfer data back and forth under handshake control. The cross coupling is shown in Figure 3.4-1.

The DMA link supports 8-, 16-, and 32-bit data transfers in either burst or single cycle mode. Burst mode operation provides for maximum data transfer speeds; however, other bus masters are prohibited from bus access for the entire data transfer block. Single cycle mode relinquishes the bus after each data cycle, allowing other master devices use of the bus during data transfer blocks.

3.6 POWER CIRCUITS

The SBC 68430 DMA Controller integrated circuit utilizes a 1.5 V (VBB) power source which is derived from the VMEbus +5 V logic supply, as shown in Figure 3.6-1.




Figure 3.4-1. Functional Block Diagram of DMA Interface Signals




Figure 3.6-1. VMIVME-DMA Power Section Functional Block Diagram

3.7 VMEbus COMPATIBILITY LOGIC

Typical VMEbus compatible signals, buffers, and receivers are shown in Figures 3.7-1, 3.7-2, 3.7-3, and 3.7-4 for VMEbus controls, addresses, and data.

3.8 INTERRUPT LOGIC

The DMA interrupt logic consists of an interrupt vector used for a DMA complete signal that is resident inside the 68430 integrated circuit. Although the 68430 DMA controller supplies the interrupt vector, the 68153 bus interrupter interface provides the interrupt handshake logic. A functional block diagram of the 68430 control logic is shown in Figure 3.7-2.

3.9 SIGNAL FUNCTIONAL DESCRIPTIONS

This section describes the cable interface signals used by the VMIVME-DMA.

3.9.1 <u>ED00-ED31 - Data Bus</u>

These 32 lines make up the data bus. Data is transferred bidirectionally (half duplex) over these lines. The data is TTL compatible, terminated by 120 ohms.

3.9.2 I/O Cable Handshake Signals

When a VMIVME-DMA is selected as the A (i.e., Master) board, the *Master Signals* are driven and the *Slave Signals* are received. Whereas, when a board is selected as the B (i.e., Slave) board, then the transceivers are reversed and the *Slave Signals* are driven and the *Master Signals* are received.

3.9.2.1 Cable Handshake "Master Signals"

The following four signals are driven by the VMIVME-DMA selected as the A (Master) board:

Master Spare Status H. This signal is a user-defined output from the Master (A) board.

Master Transmit CMD. This signal indicates the transfer direction of the VMIVME-DMA. It may be read by the Board Control Register (BCR) of the other VMIVME-DMA or user device.




Figure 3.7-1. VMIVME-DMA Address Decode Section Detailed Block Diagram




Figure 3.7-2. VMIVME-DMA Functional Block Diagram




Figure 3.7-3. VMIVME-DMA Board Control Register Logic




Figure 3.7-4. VMIVME-DMA Data Section Detailed Block Diagram

Master Attn Interrupt H. This signal is controlled by the attention interrupt out bit in the BCR. It is pulsed high to cause an interrupt in the user device or other VMIVME-DMA.

Master Request H. This signal is the request output which requests a DMA cycle on the other interface. When a DMA cycle is started MASTER DTA REQUEST is NEGATED, and after the cycle is completed it goes back high, therefore, requesting a cycle on the other interface. The REQUEST signals form a handshake interlock between the two interfaces during transfer of data blocks.

3.9.2.2 Cable Handshake "Slave Signals"

The following signals are driven by the VMIVME-DMA selected as the B (Slave) board:

Slave Spare Status H. This signal is a user-defined input to the Master (A) board.

Slave Bd Transmit CMD H. This input signal indicates the state of the data direction bit in the Slave (B) VMIVME-DMA or user device.

Slave Attn Interrupt H. This signal allows the Slave (B) VMIVME-DMA or user device to cause an interrupt if the ATTN INTR ENABLE bit is set in the BCR (on the Master (A) board) and if the Bus Interrupter Module (BIM) is programmed correctly. The interrupt occurs on the positive edge of this signal.

Slave Request H. This signal is the data transfer request input to the Master (A) DMA controller. The positive edge of this signal indicates that input data is ready or that another output word is needed. The negative edge of this signal indicates that the input data was received and no output word is needed.

SECTION 4

PROGRAMMING

4.1 PROGRAMMING OVERVIEW

The VMIVME-DMA has three types of devices that must be programmed for proper operation. These are the SCB68430 DMA Controller, the MC68153 Bus Interrupter Module (BIM), and the on-board registers. The on-board registers are used to provide the address modifiers, which allows the user control of the DMA controller and the Bus Interrupter Module, and to communicate with the external DMA devices or another DMA board connected back-to-back for VMEbus-to-VMEbus communications. Other programming aspects of the DMA include executing the transfer protocol (see Section 4.1.2), handling interrupts, and error processing. See Table 4.1-1 for names and addresses of registers utilized by the DMA. Technical specifications for the MC68153 are included in Appendix B.

4.1.2 <u>Transfer Protocol</u>

In order for DMA transfers to take place, the interfaces must be set up at both ends of the link. Therefore, if a CPU on one bus wants to transfer data, a second CPU on the second bus must set up the DMA interface on that second bus to the correct memory address, word count, and direction of transfer.

The manner in which CPUs in two separate buses determine the proper setup sequences is referred to as the transfer protocol. There are several types of protocols that may be used. One protocol type consists of the following:

- a. CPU in one bus interrupts the second bus.
- b. Both DMA interfaces are set up to transfer a control data block.
- c. The control data block is then used to set up the DMA interface in the second bus. This protocol would simply have to insure in advance what the size and direction of transfer of the control block would be.

A second protocol type consists of using predetermined transfer blocks, sizes, and sequences. A third protocol type consists of sending the DMA setup data via a serial communication link.

4.2 REGISTER BIT DEFINITIONS

Register Bit definitions are shown in Tables 4.2-1, 4.2-2, and 4,2-3.

Table 4.1-1. VMIVME-DMA Register Address Map

ADDRESS	ACRONYM	REGISTER NAME	PHYSICAL LOCATION
00 01 04 05 06 07 0A 0B 0C 0D 0E 0F 25 27 2D	CSR CER DCR OCR SCR* CCR MTCH MTCL MACH** MACMH MACML MACML IVR IVR*** CPR*	Channel Status Register (CSR) Channel Error Register (CER) Device Control Register (DCR) Operation Control Register (OCR) Sequence Control Register (SCR) Channel Control Register (CCR) Memory Transfer Count High Memory Transfer Count Low Memory Address Count Mid-High Memory Address Count Mid-Low Memory Address Count Low Interrupt Vector Register Interrupt Vector Register Channel Priority Register	SCB68430 DMAI SCB68430 DMAI
41 43 45 47 49 4B 4D 4F 61 63 65	CRO** CR1** AICR (CR2) DICR (CR3) VRO** VR1** AIVR (VR2) VR3** BCR DSR AMR	Control Register 0 Control Register 1 Attention Interrupt Control Register DMA Interrupt Control Register Vector Register 0 Vector Register 1 Attention Interrupt Vector Register Vector Register 3 Board Control Register Device Status Register Address Modifier Register	MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM MC68153 BIM

^{*} Included for software compatibility.
** Register is not used.

MOMA/T4.1-1

^{***} The IVR has two addresses for software compatibility (see specification sheet).

Table 4.2-1. DMA Interface Register Bit Formats

CHANNEL STATUS REGISTER (ADDRESS: \$XX00)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT9	BIT 8	
CSR	CHANNEL OPERATION COMPLETE	NOT USED	NORMAL DEVICE TERMINATE	ERROR	CHANNEL ACTIVE	NOT USED	NOT USED	READY INPUT STATE	
	0 = NO 1 = YES	(0)	0 = NO 1 = YES	0 = NO 1 = YES	0 = NO 1 = YES	(0)	(0)	0 = LOW 1 = HIGH	

CHANNEL ERROR REGISTER (\$XX01)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	NOT		NOT					
CER	USED		USEU	0000 - 810	ERROR		· · ·	
	(0)	(0)	(0)	01001 = B	0000 = NO ERROR 01001 = BUS ERROR 10001 = SOFTWARE ABORT			

DEVICE CONTROL REGISTER (\$XX04)

	BIL 15	BII 14	BH 13	BIT 12	BIT 11"	BIT 10	BIT 9	BiT8
	EXTERNAL REOUEST MODE	NOT USED	NOT USED	NOT USED	OCR (5:4) = 00 → 0	NOT USED	NOT USED	NOT USED
DCR	0 = BURST 1 = CYCLE STEAL	(0)	(1)	(1)	OCR (5:4) 01 10 11 } →1	(0)	(0)	(0)

[&]quot;Should be programmed as a logical "zero" if the operand size (see Operation Control Register bits 4 and 5) is BYTE, otherwise it should be programmed as a logic "one".

OPERATION CONTROL REGISTER (\$XX05)

	BIT 7	BIT 6	BIT5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OCR	DIRECTION	NOT	OPERAND SIZE		NOT	NOT	NOT	NOT
	0 = MEM	USED	00 = BYTE		USED	USED	USED	USED
	TO DEV 1 = DEV TO MEM	(0)	01 = WO 10 = LON	00 = BYTE 01 = WORD 10 = LONG WORD* 11 = 32-BIT WORD		(0)	(1)	(0)

^{*}Do not select Longword transfers for this board.

MDMA/T4.2-1/1

Table 4.2-1. DMA Interface Register Bit Formats (Continued)

SEOUENCE CONTROL REGISTER (\$XX06)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8				
SCR**	NOT USED**											
	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)				
	**Dummy regi	ster.				····						
	CHANNEL		REGISTER	(\$XX07)								
	BIT 7	BIT 6	BIT 5	BIT 4	BIT3	BIT 2	BIT 1	BITO				
CCR	START	NOT USED	NOT USED	SOFTWARE ABORT	INTERRUPT ENABLE	NOT USED	NOT USED	NOT USED				
	0 = NO 1 = YES	(0)	(0)	0 = NO 1 = YES	0 = NO 1 = YES	(0)	(0)	(0)				
	MEMORY							-				
	MEMORY T	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT®				
мтсн	MEMORY TRANSFER COUNT MSB											
	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT9	BIT 8				
	MEMORY T	DANISCED /		AL (AVVOD)								
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0				
MTCL			MEMORY	TRANSFER	COUNT LS	iB						
i	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO				

MSIU/T4.2-1/2

Table 4.2-1. DMA Interface Register Bit Formats (Continued)

MEMORY ADDRESS COUNTER HIGH (\$XX0C)

	BIT 15	BIT 14	BIT 13	BiT 12	BIT 11	BIT 10	BIT 9	BIT 8	
MACH	NOT USED**								
	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
	**Dummy reg	ister.			-			,	
	MEMORY A	ADDRESS C BIT 6	OUNTER N	MID-HIGH (\$ BIT 4	XX0D) BIT 3	BIT 2	BIT 1	BIT 0	
МАСМН			MEM	ORY ADDR	ESS COUNT	ER			
	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
i	MEMORY A	DDRESS C	OUNTER M	ID-LOW (\$>	(X0E)	-		,	
,	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	
MACML	MEMORY ADDRESS COUNTER								
	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	ВІТЭ	BIT 8	
MEMORY ADDRESS COUNTER LOW (\$XX0F)									
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
MEMORY ADDRESS COUNTER									
	BIT 7	ВП 6	BIT 5	BIT 4	вітз	BIT2	BIT 1	ВПО	
								MSIU/T4.2-1/3	

Table 4.2-1. DMA Interface Register Bit Formats (Concluded)

DMA INTERRUPT VECTOR REGISTER (\$XX25, \$XX27)

1	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO			
DIVR	DONE INTERRUPT VECTOR										
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	NOTE 1			

NOTE 1: This bit is automatically set if an error occurred. This register is mapped to two locations to provide compatibility with other controllers.

CHANNEL PRIORITY REGISTER (\$XX2D)

Г	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO			
CPR	NOT USED**										
	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)			

"Dummy registers.

MSIU/T4.2-1/4

Table 4.2-1. DMA Interface Register Bit Formats (Continued)

MEMORY ADDRESS COUNTER HIGH (\$XX0C)

	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	
MACH	NOT USED**								
	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	
	**Dummy regi	ster.				1		_	
	MEMORY A	DDRESS C	OUNTER N	/ID-HIGH (\$	XX0D)				
	BIT 7	BIT 6	BIT5	BIT 4	BIT 3	BIT2	BIT 1	BIT 0	
МАСМН	MEMORY ADDRESS COUNTER								
	BIT 23	BIT 22	BIT 21	BIT 20	BIT 19	BIT 18	BIT 17	BIT 16	
	MEMORY A				·			-	
ſ	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BiT 9	BIT 8	
MACML	MEMORY ADDRESS COUNTER								
	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT9	BIT 8	
	MEMORY A	DDRESS C	OUNTER L	OW (\$XX0F	")				
	BIT 7	BIT 6	BITS	BIT 4	BiT3	BIT 2	BIT 1	BIT 0	
MACL	MEMORY ADDRESS COUNTER								
	BIT 7	BIT 6	BITS	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
	MSIU/T4.2-1/3								

Table 4.2-2. Interrupt Module (68153) Register Bit Definitions

	ATTENTION							
	BII/	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
AICR	FLAG BIT	FLAG BIT AUTO CLEAR	VECTOR 0 = INT 1 = EXT	INTER- RUPT ENABLE	INTER- RUPT AUTO CLEAR	IRO LEVEL 2	IRQ LEVEL 1	IRO LEVEL 0
	DMA INTER	RRUPT CON	TROL REG	ISTER (\$XX	(47)			
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DICR	FLAG BIT	FLAG BIT AUTO CLEAR	VECTOR 0 = INT 1 = EXT	INTER- RUPT ENABLE	INTER- RUPT AUTO CLEAR	IRO LEVEL 2	IRO LEVEL 1	IRO LEVEL 0
	ATTENTION	HAMCODUE	TVECTOR	DEGIGTED	/8\/\/AD\			
,	ATTENTION Bit 7	BIT 6	BIT 5	BIT 4	(\$XX4D) BIT 3	BIT 2	BIT 1	BIT 0
AIVR			ATT	ENTION IN	TERRUPT V	ECTOR		
	BM 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO

MSIU/T4.2-2

Table 4.2-3. Registers Located External to DMAI and BIM ICs (On Board)

BOARD CONTROL REGISTER (\$XX61)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
BCR	SPARE N	DIR IN	ATTN INTR IN	ATTN INTR ENABLE	SPARE OUT	DIR OUT 0 = Rx 1 = Tx	ATTN INTR OUT	GO
READ/	R	R	R	RW	R/W	R/W	RW	w

DEVICE STATUS REGISTER (\$XX63)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BITO
DSR	FAIL LED 1 = OFF 0 = ON	NOT USED	ENABLE WATCH DOG TIMER 1 = ENA	LINK MASTER HIGH "1"	NOT USED	NOT USED	NOT USED	NOT USED
READ/ WRITE	R/W	R/W	R/W	R/W	R	R	R	R

ADDRESS MODIFIER REGISTER (\$XX65)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
AMR	NOT USED	LONGWORD			ADDRESS	MODIFIER		
			AM5	AM4	АМЗ	AM2	AM1	AM0

MSIU/T4.2-3

4.3 SEQUENCE OF REGISTER LOADING

The DMA interface at the receiving end must be set up first to avoid missing the first cycle request, furthermore, the overall setup sequence of the VMIVME-DMA should be as follows:

- a. Load the registers in the 68153 and 68430.
- b. The CCR should be the last register loaded in the 68430.
- c. Load the address modifier register (on-board).
- d. Load the board control register (on-board) with the GO bit (bit 0) set to 0.
- e. Reload the board control register with the GO bit set.

Note that the start bit (CCR bit 7) must be set inside the 68430 before the GO bit is set in the BCR. The start bit in the 68430 is independent of the GO bit in the BCR.

An example of a register re-initialization sequence for transmitting data (from memory) is shown in Table 4.3-1. After the first DMA transfer is done, the VMIVME-DMA can be re-initialized with only eight steps to transmit a second block of data (see Table 4.3-2).

An example of a register initialization sequence for receiving data (transfer to memory) is shown in Table 4.3-3. After the first DMA transfer is done the VMIVME-DMA can be initialized with only eight steps to receive a second block of data (see Table 4.3-4).

4.4 PROGRAMMING THE SCB68430 DMAI

The following paragraphs describe the functions of the internal registers to the DMAI chip.

4.4.1 Channel Status Register/Channel Error Register

These two registers are used together to determine status and error conditions related to the DMA controller.

4.4.1.1 Channel Status Register (CSR)

BIT 15 - CHANNEL OPERATION COMPLETE. This bit will be set when the DMA operation is complete. If interrupts are enabled, an interrupt will be generated at this time.

BITS 14, 13 - NOT USED.

Table 4.3-1. Register Initialization Sequence for Transmitting a 4K Word Block Starting Data Address \$40000

	COMMEN	CYCLE STEAL	WORD FROM MEMORY	16-BIT TRANSFER COUNT	UPPER 8-BITS OF MEMORY ADDRESS	LOWER 16-RITS OF MEMORY ADDRESS	DONE INTERRIBET VECTOR	ATTENTION INTERBLIPT VECTOR	ENABI E INTERNAL VECTOR WITH A LITE	ENARI F EXTERNAL VICTOR WITH AUTO CLEAR	LONGWORD ADDR MOD-20	CLEAR CHANNEL STATUS DECISTED	START DMA CUID	FAIL FOOGE	GO, ENABLE ATTN. TBANSMIT OUT	
DATA LOADED		B8	12	1000	8	0000	42	40	14	3F	39	89	88	80	15	
REGISTER ADDRESS OFFSET		04	05	V0	Q0	0E	25	4D	45	47	65	00	07	63	61	
REGISTER NAME		DCB	OCB	МТСН	MACMH	MACML	DIVR	AIVR	AICB	DICR	AMB	CSR	CCR	DSR	ВСВ	
REGISTER		68430	68430	68430	68430	68430	68430	68153	68153	68153	ON-BOARD	68430	68430	ON-BOARD	ON-BOARD	
STEP		₹-	٥	ო	4	2	9	7	80	6	10	Ξ	12	13	14	

Table 4.3-2. Register Initialization Sequence for Transmitting a Second 4K Word Block Starting Data Address \$20000

COMMENT		COUNT	UPPER 8-BITS OF MEMORY ADDRESS	LOWER 16-BITS OF MEMORY ADDRESS	ENABLE INTERRUPTS WITH AUTO CLEAR	CLEAR CHANNEL STATUS REGISTER			, TRANSMIT OUT	
		16-BIT LHANSFER COUNT	UPPER 8-BITS OF	LOWER 16-BITS O	ENABLE INTERRU	CLEAR CHANNEL	START DMA CHIP	FAIL LED OFF	GO, ENABLE ATTN, TRANSMIT OUT	
DATA LOADED (HEXADECIMAL)		0001	02	0000	3F	89	88	80	15	
REGISTER ADDRESS OFFSET	< <	NO.	Q0	90	47	00	07	63	61	
REGISTER NAME		2	MACMH	MACML	DICR	CSR	CCR	DSR	BCR	
REGISTER LOCATION	0	06430	68430	68430	68153	68430	68430	ON-BOARD	ON-BOARD	
STEP	•	-	2	က	4	5	9	7	∞	

MSIU/T4.3-2

Table 4.3-3. Register Initialization Sequence for Receiving a 4K Word Block Starting Data Address \$40000

STEP	REGISTER LOCATION	REGISTER NAME	ADDRESS OFFSET	DATA LOADED (HEXADECIMAL)	COMMENT
-	68430	DCR	0.4	88	CYCLE STEAL
2	68430	OCR	05	92	WORD TO MEMORY
3	68430	МТСН	νο	1000	16-BIT TRANSFER COUNT
4	68430	MACMH	QO	0.4	UPPER 8-BITS OF MEMORY ADDRESS
5	68430	MACML	0E	0000	LOWER 16-BITS OF MEMORY ADDRESS
9	68430	DIVR	25	42	DONE INTERRUPT VECTOR
7 6	68153	AIVR	4D	40	ATTENTION INTERRUPT VECTOR
8	68153	AICR	45	17	ENABLE INTERNAL VECTOR WITH AUTO CLEAR
6	68153	DICR	47	3F	ENABLE EXTERNAL VECTOR WITH AUTO CLEAR
10	ON-BOARD	AMR	65	39	LONGWORD, ADDR MODE = 39
11 6	68430	CSR	00	68	CLEAR CHANNEL STATUS REGISTER
12 6	68430	CCR	07	88	START DMA CHIP
13	ON-BOARD	BCR	61	10	GO = 0, ENABLE ATTN, RECEIVE
14	ON-BOARD	DSR	63	80	FAIL LED OFF
15 C	ON-BOARD	BCR	61	11	GO, ENABLE ATTN, RECEIVE

MSIU/T4,3-3

Table 4.3-4. Register Initialization Sequence for Receiving a Second 4K Word Block Starting Data Address \$20000

REGISTER	REGISTER NAME	REGISTER ADDRESS OFFSET	DATA LOADED (HEXADECIMAL)	COMMENT
Σ	MTCH	0A	1000	16-BIT TRANSFER COUNT
Σ	MACMH	Q0	02	UPPER 8-BITS OF MEMORY ADDRESS
Σ	MACML	0 E	0000	LOWER 16-BITS OF MEMORY ADDRESS
	DICR	47	3F	ENABLE INTERRUPTS WITH AUTO CLEAR
ၓ	SR	00	B9	CLEAR CHANNEL STATUS REGISTER
Ö	CCR	07	88	START DMA CHIP
ă	DSR	63	80	FAIL LED OFF
Ď	ВСВ	61	15	GO, ENABLE ATTN, RECEIVE

MSIU/T4.3-4

<u>BIT 12 - ERROR.*</u> This bit will be set if the DMA operation was terminated due to an error condition.

BIT 11 - CHANNEL ACTIVE. This bit indicates that a DMA operation is in progress and is automatically cleared upon termination of the operation.

BITS 10, 9 - NOT USED.

BIT 8- READY INPUT. Indicates the state of the RDY input signal, i.e., a logic "zero" indicates 0 Volts and that data is ready.

4.4.1.2 Channel Error Register (CER)

BITS 7, 6, 5 - NOT USED.

BIT 4. 3. 2. 1. 0 ERROR CODE. These five bits indicate the error type when an error occurs. This register is cleared when the error bit (CSR-BIT 12) is cleared.

ERROR CODE	FUNCTION
00000	No Error
01001	Bus Error
10001	Software Abort

4.4.2 <u>Device Control Register/Operation Control Register</u>

These two registers control the data direction, data size, and request mode of the DMA transfers.

4.4.2.1 Device Control Register (DCR)

<u>BIT 15 - EXTERNAL REQUEST MODE.</u> This bit is set to perform single-cycle transfers and cleared to perform burst transfers.

MOVE.B CSR. CSR

The other bits in the CSR are unaffected by a write.

^{*}CSR-BIT 15 and CSR-BIT 12 must be cleared if set before another DMA operation can be started. These bits may be cleared by writing a "one" to each bit that is set. The following 68000 instruction will do this without testing each of the bits.

BITS 14, 13, 12 - NOT USED.

<u>BIT 11 - SIZE.</u> This bit is read and written as the "LOGICAL OR" of bits 4 and 5 in the OCR, i.e., set it to "zero" if both bits 4 and 5 are zero (otherwise, set it to "one").

BITS 10, 9, 8 - NOT USED.

4.4.2.2 Operation Control Register (OCR)

BIT 7 - DIRECTION. This bit contains the DMA transfer direction.

0=Read from Memory
Write to External Device
1=Write to Memory
Read from External Device

BIT 6 - NOT USED.

BITS 5. 4 OPERAND SIZE. These bits control the operand size.

BIT 5	BIT 4	OPERAND SIZE
0 0 1 1	0 1 0 1	BYTE WORD (16-bit) LONGWORD* (32-bit, 16 bits at a time) DOUBLEWORD (32-bit, 32 bits at a time)

^{*}For maximum bus efficiency, select the doubleword size. Do not use LONGWORO with this board.

BITS 3, 2, 1, 0 - NOT USED.

4.4.3 Sequence Control Register (SCR)

The SCR is a dummy register provided for compatibility with other DMA controllers.

4.4.4 Channel Control Register (CCR)

BIT 7 - START. This bit causes the DMA controller to start its operation.

BITS 6. 5 - NOT USED.

BIT 4 - SOFTWARE ABORT. This bit allows current DMA operation to be aborted under software control.

BIT 3 - INTERRUPT ENABLE. This bit enables the DMA interrupt request when a DMA operation is completed.

BIT 2, 1, 0 - NOT USED.

4.4.5 <u>Memory Transfer Count Register</u>

These registers hold the number of desired transfers for the current operation. The transfer count can be set to FFFF (64k-1) if the VMIVME-DMA is in the slave mode. The Last Word Flag (LWF) signal is used to terminate the transfers in this case. However, setting the transfer counter to FFFF does cause an extra memory cycle to be requested beyond the actual word count (only if a read from memory). This should not be a problem unless it happens to be at the end of memory, in that case it will generate a bus error trap.

4.4.6 <u>Memory Address Counter Registers</u>

These four registers hold the memory address for the DMA operation. The MACH register is a dummy register and is provided for compatibility with other DMA controllers. The three real registers provide a 24-bit memory address for the DMA transfers. These registers should be loaded with the starting memory address before an operation is started. The registers are incremented during operation and may be read while an operation is in progress.

4.4.7 DMA Interrupt Vector Register (DIVR)

This register is used to store the interrupt vector used for the DMA complete interrupt. This register is resident inside the SCB68430. It is mapped to two locations to provide compatibility with other DMA controllers. Note: Bit 0 is automatically set when an error occurs and cannot be written. Thus, a DMA interrupt vector for normal conditions must be an even number, and the error vector is automatically the next higher odd vector. Note, that although the 68430 supplies the interrupt vector, the 68153 handles the interrupt handshake, therefore, the 68153 must be programmed to handle the external vector from the 68430.

4.4.8 Channel Priority Register (CPR)

This register is a dummy register provided for compatibility with other DMA controllers.

4.5 PROGRAMMING THE MC68153 BIM

Data sheets for the MC68153 are included in Appendix B. The MC68153 contains eight registers, but only three are used in the VMIVME-DMA. Two of these registers are control registers and one is a vector register.

4.5.1 <u>Attention Interrupt Control Register (AICR) and DMA Interrupt Control Register (DICR)</u>

BITS 7. 6 - FLAG CONTROL - NOT USED.

<u>BIT 5 - VECTOR LOCATION.</u> This bit should be cleared to cause the MC68153 to use its internal vector register for an interrupt acknowledge and set to use an external interrupt vector. For the VMIVME-DMA, this bit should be cleared in the a AICR and set in the DICR since an external vector is obtained from the 68430 DMA controller vector register (DIVR).

<u>BIT 4 - INTERRUPT ENABLE.</u> This bit should be set to enable the corresponding interrupt.

BIT 3 - INTERRUPT AUTO CLEAR. This bit automatically clears the interrupt enable bit and the interrupt request output whenever the interrupt is acknowledged. This bit **MUST** be set in both registers to provide VMEbus compatible timing. This requires that the interrupt enable bit be set after each interrupt.

BITS 2.1.0 - IRQ LEVEL BITS. Interrupt level (L2,L1,L0) - The least significant 3-bit field of the register determines the level at which an interrupt will be generated:

L2	L1	LO	IRQ LEVEL
0	0	0	DISABLED*
0	0		IRQ1
ŏ	1	1 1	IRQ2 IRQ3
1	0	0	IRQ4
1	0		IRQ5
1		0	IRQ6
		'	IRQ7

^{*}A value of zero in the field disables the interrupt.

4.5.2 <u>Attention Interrupt Vector Register (AIVR)</u>

This register holds the vector used for the attention interrupt. Any 8-bit integer may be used as determined by the system vector address configuration.

4.6 PROGRAMMING THE ON-BOARD REGISTERS

4.6.1 Board Control Register (BCR)

BIT 7 - SPARE IN (READ ONLY). This bit provides the state of the SPARE IN line. Its function is user defined.

BIT 6 - DIR IN (DIRECTION INPUT; READ ONLY). This bit simply indicates the state of the SPARE IN line. When communicating with another VMIVME-DMA, it should be the complement of DIR OUT.

DIR IN	OTHER VMIVME-DMA FUNCTION
0	Other Interface is a Receiver Other Interface is a Transmitter

BIT 5 - ATT INTR IN (ATTENTION INTERRUPT INPUT: READ ONLY). This bit provides the state of the ATTN INTR IN line. It allows polling or user definition of the ATT INTR line.

BIT 4 - ATT INT ENA (ATTENTION INTERRUPT ENABLE: READ/WRITE). This bit, when set, enables the attention interrupt flip-flop. This bit must be set in addition to the AICR-BIT 4 to allow attention interrupts.

BIT 3 - SPARE OUT (WRITE/READ). This bit drives the SPARE OUT line. Its function is user defined.

BIT 2 - DIR OUT (DIRECTION OUTPUT: WRITE/READ). This bit indicates the transfer direction to the other interface via the DIR OUT line. It also controls the transfer direction of the data transceivers.

DIR OUT	F	UNCTION
0		Data From Other Interface Data to Other Interface

BIT 1 - ATT INT OUT (ATTENTION INTERRUPT OUTPUT). This bit controls the ATT INT OUT line. It should be toggled high and then low to interrupt the other VMIVME-DMA.

BIT 0 - GO (WRITE ONLY). This bit "primes" the handshake logic to start a transfer block. If transmitting, it also initiates the first DMA cycle.

4.6.2 <u>Device Stetus Register (DSR)</u>

<u>BIT 7 - Fail LED.</u> This bit controls the Fail LED. Settling this bit to a "one" turns the Fail LED OFF.

BIT 6 - NOT USED.

BIT 5 - WATCHDOG TIMER ENABLE. This bit must be set to a "one" in conjunction with the removal of the WDT jumper to enable the watchdog timer (see Section 5.3.3). Writing a "zero" disables the watchdog timer.

<u>BIT 4 - LINK MASTER HIGH.</u> Setting this bit to a logic "one" sets the board as Link Master A. The board may also be jumpered as Link Master A as shown in Table 5.3.2-1. This bit set to a "zero" at power-up and at reset (Link Slave B). See Table 5.3.2-1.

BITS 3, 2, 1, 0 - NOT USED.

4.6.3 Address Modifler Register (AMR)

This register contains the address modifier and longword bits which are asserted when the VMIVME-DMA is bus master. This register is write only.

BIT 7 - NOT USED.

BIT 6 - LONGWORD. This bit controls the assertion of the VMEbus LWORDL signal and selects either 16 or 32-bit transfers.

LONGWORD	TRANSFER SIZE
0	32-Bit
1	8 or 16-Bit

BITS 5, 4, 3, 2, 1, 0 ADDRESS MODIFIER BITS. See "The VMEbus Specification" for VMEbus address modifier codes.

4.7 SAMPLE SOFTWARE LISTINGS

To assist the user in programming this board, a detailed sample assembly code listing for a 68000 VMEbus CPU is provided in Appendix C.



SECTION 5 CONFIGURATION AND INSTALLATION

5.1 UNPACKING PROCEDURES

CAUTION

SOME OF THE COMPONENTS ASSEMBLED ON VMIC'S PRODUCTS MAY BE SENSITIVE TO ELECTROSTATIC DISCHARGE AND DAMAGE MAY OCCUR ON BOARDS THAT ARE SUBJECTED TO A HIGH ENERGY ELECTROSTATIC FIELD. UNUSED BOARDS SHOULD BE STORED IN THE SAME PROTECTIVE BOXES AS SHIPPED. WHEN THE BOARD IS TO BE LAID ON A BENCH FOR CONFIGURING, ETC., IT IS SUGGESTED THAT CONDUCTIVE MATERIAL BE INSERTED UNDER THE BOARD TO PROVIDE A CONDUCTIVE SHUNT.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that might have occurred during shipment. The board(s) should be checked for broken components, damaged printed-circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice concerning disposition of the damaged item(s).

5.2 PHYSICAL INSTALLATION

CAUTION

DO NOT INSTALL OR REMOVE BOARDS WHILE POWER IS APPLIED.

De-energize the equipment and insert the board into an appropriate slot of the chassis, while ensuring that the card is properly aligned and oriented in the supporting card guides. Slide the card smoothly forward against the mating connector until firmly seated.

The VMIVME-DMA is compatible with any system chassis which accepts double eurocard form factor boards with front panels. The front panel provides handles for installation and captive screws to secure the board in the system chassis.

5.3 JUMPER INSTALLATION

The revision E board (and subsequent revisions of the board) also provides for jumper selection of the VMEbus priority level, board A/B selection ("Master/Slave"), GO bit control; and jumpers to enable the watchdog timer, user

forcing done, and stop burst mode. The reader should refer to Figure 5.3-1 for jumper locations.

5.3.1 VMEbus Priority Jumpers

Jumpers JE and JF provide for the selection of bus request level and grant level, respectively. The reader should refer to Figure 5.3.1-1 for selection of bus priority level (3, 2, 1, or 0). The factory configuration is level 3.

5.3.2 Board A/B Selection

Board A/B selection is factory configured as board "B" and to be under program control (see Table 5.3.2-1). However, a board may be hardwired as board A (Link Master) as shown in Table 5.3.2-1.

Table 5.3.2-1. Link Master Selection Installation of Jumper JC

BOARD SELECT A/B	JUMPER INSTALLATION
POWERS UP BOARD AS B (LINK SLAVE) CAN BE SET TO A (LINK MASTER) UNDER PROGRAM CONTROL	O O O PM JC
ALWAYS SELECTED AS BOARD A (LINK MASTER)	+5 MC PM JC

MOMA/T5.3.2-1

5.3.3 <u>Watchdog Timer Disable</u>

The Watchdog Timer (WDT) can be enabled by removing the WDT jumper and setting the WDT enable bit in the device Control Status Register (CSR). The factory configuration has the WDT jumper installed (see Section 4.6.2). If enabled the WDT will force a DMA DONE interrupt if no request is received over the cable for 200 milliseconds (nominal).

5.3.4 "User Forcing Done" and "Stop Burst" Jumpers (JA and JB)

These two jumpers should not be installed when the user is connecting two VMIVME-DMA boards back-to-back. These two jumpers should be installed only if specially designed hardware provides drivers for the two signals *USER FORCING DONE* and *STOP BURST*.




Figure 5.3-1. Switch and Jumper Locations




Figure 5.3.1-1. Jumper Installation for Selection of VMEbus Priority Level

5.3.5 Go Flip-Flop Jumper (JH)

This jumper is provided to select program control option for the GO bit (see Table 5.3.5-1).

Table 5.3.5-1. Go Flip-Flop Configuration (JH)

FUNCTION	JUMPER INSTALLATION JH
Go bit Flip-Flop cannot be cleared under program control.	1 2 3
Go bit Flip-Flop can be cleared under propram control.	1 2 3

MDMA/T5.3.5-1

5.3.6 Data Deskew Time Delay (Jumper JG)

Install one jumper to select time delay for data deskew (see Table 5.3.6-1). See Figure 5.3-1 for jumper locations.

5.4 BOARD BASE ADDRESS

The VMIVME-DMA occupies 256 bytes of the VMEbus short I/O space. The upper eight bits of the short address are Dual In-line Package (DIP) switch selectable. Figure 5.4-1 for selection of the board base address, and refer to Figure 5.3-1 for the location of the DIP Switch.

5.5 ADDRESS MODIFIERS

The board is factory configured via a programmed PAL to respond to either of two address modifier codes: short supervisory (\$2D) and short non-privileged access (\$29).

Table 5.3.6-1. Suggested Deskew Time Delays (Jumper Selectable at JG) vs Expected Cable Time Skew and Cable Length

JUMPER	TIME DELAY	CABLE LENGTH	RANGES (In feet)
SELECTION	SELECTED	IF 10% SKEW	IF 5% SKEW
T1	62.5 ns	0 to 10 feet	0 to 20 feet
T2	125 ns	11 to 391 feet	21 to 782 feet
Т3	187 ns	392 to 781 feet	783 to 1,562 feet
T4	250 ns	782 to 1,169 feet	1,563 to 2,338 feet
T5	312 ns	1,170 to 1,562 feet	2,339 to 3,124 feet
Т6	375 ns	1,563 to 1,950 feet	
T7	437 ns	1,951 to 2,344 feet	

MDMA/T5.3.6-1




Figure 5.4-1. VMIVME-DMA Base Address Configuration

5.6 I/O CABLES

The VMVIME-DMA generates a TTL bus that is terminated in 120 ohms via 180/390 ohms terminating resistors. The VMIVME-DMA may be connected to external devices or to another VMIVME-DMA, using up to 15.2 m (50-foot) cables.

I/O connector pin specifications and signal mnemonics are shown in Tables 5.6-1 and 5.6-2. The I/O connectors pin-out is designed with a high quality ground return for each signal (or data line) for increased noise immunity and high reliability. VMIC recommends the use of twisted pair cables so that the user may take advantage of this design. VMIC also recommends the use of high quality shielded cable for distances exceeding five feet. The cable shield **MUST** be grounded at both ends of the interface cable, if a shielded cable is used. The grounds should have low impedance at high frequencies.

For back-to-back mode, P3 should be connected to P3 on the other device and P4 should be connected to P4 on the other device, see Figure 5.6-1. The A/B jumper should be set to "A" on the one board and to "B" on the other board. Refer to Figure 5.3-1 for the location of this jumper. When connecting to a user device, the A/B jumper can either be in the A or B position. Tables 5.6-1 and 5.6-2 list the signal pinout based on the A/B jumper selection.

Table 5.6-1. Data Connector P3

PIN	ROW A SIGNAL	ROW C SIGNAL	PIN	ROW A SIGNAL	ROW C SIGNAL
1	ED00	GND	17	ED16	GND
2	ED01	GND	18	ED17	GND
3	ED02	GND	19	ED18	GND
4	ED03	GND	20	ED19	GND
5	ED04	GND	21	ED20	GND
6	ED05	GND	22	ED21	GND
7	ED06	GND	23	ED22	GND
8	ED07	GND	24	ED23	GND
9	ED08	GND	25	ED24	GND
10	ED09	GND	26	ED25	GND
11	ED10	GND	27	ED26	GND
12	ED11	GND	28	ED27	GND
13	ED12	GND	29	ED28	GND
14	ED13	GND	30	ED29	GND
15	ED14	GND	31	ED30	GND
16	ED15	GND	32	ED31	GND

MSIU/T5.6-1

Table 5.6-2. Control Connector P4

PIN	ROW A SIGNAL	ROW C SIGNAL	PIN	ROW A SIGNAL	ROW C
1	MASTER SPARE STATUS H	GND	17	NOT USED	GND
2	MASTER TRANSMIT CMD H	GND	18	NOT USED	GND
3	MASTER ATTN INTERRUPT H	GND	19	NOT USED	GND
4	MASTER REQUEST H	GND	20	NOT USED	GND
5	SLAVE SPARE STATUS H	GND	21	NOT USED	GND
6	SLAVE TRANSMIT CMD H	GND	22	NOT USED	GND
7	SLAVE ATTN INTERRUPT H	GND	23	NOT USED	GND
8	SLAVE REQUEST H	GND	24	NOT USED	GND
9	NOT USED	GND	25	NOT USED	GND
10	NOT USED	GND	26	NOT USED	GND
11	NOT USED	GND	27	NOT USED	GND
12	NOT USED	GND	28	NOT USED	GND
13	NOT USED	GND	29	NOT USED	GND
14	NOT USED	GND	30	NOT USED	GND
15	NOT USED	GND	31	NOT USED	GND
16	NOT USED	GND	32	NOT USED	GND

MSIU/T5.6-2




Figure 5.6-1. VMIVME-DMA Cabling Pictorial Diagram

SECTION 6

MAINTENANCE AND WARRANTY

6.1 MAINTENANCE

This section of the technical manual provides information relative to the care and maintenance of VMIC's products. Should the products malfunction, the user should verify the following:

- a. Software
- b. System configuration
- c. Electrical connections
- d. Jumper or configuration options
- e. Boards fully inserted into their proper connector location
- f. Connector pins are clean and free from contamination
- g. No components of adjacent boards are disturbed when inserting or removing the board from the VMEbus card cage
- h. Quality of cables and I/O connections

User level repairs are not recommended. Contact VMIC for a Return Authorization Number.

6.2 MAINTENANCE PRINTS

The appendix(ices) to this manual contain(s) drawings and diagrams for reference purposes.

6.3 WARRANTY

VMIC's Standard Products are warranted to be free from defects in material and workmanship for a period of two years (24 months) from the date of shipment. In discharge of this warranty, VMIC, at its option, agrees to either repair or replace, at VMIC's facility and at VMIC's discretion, any part, component, subassembly accessory, or any hardware, software, or system product, which under proper and normal use proves defective in material and workmanship.

The customer shall provide notice to VMIC of each such defect within a reasonable time after the customer's discovery of such defect.

In order to return the defective product(s) or part(s) at VMIC's expense, the customer must contact VMIC's Customer Service Department to obtain a Call Ticket Number. The defective product(s) or part(s) must also be properly boxed

and weighed. After a VMIC Call Ticket Number and Return Authorization Number has been obtained, the defective product(s) or part(s) may be returned (transportation collect for surface UPS) to VMIC. Any replaced or repaired product(s) or part(s) will be shipped back to the customer's at the expense of VMIC (also UPS surface).

The customer should be aware that the above process can sometimes take up to eight (8) days for the shipment to reach VMIC. The customer has the option to ship the defective product(s) or part(s) at the customer's own expense if the customer cannot afford this possible delay.

There shall be no warranty or liability on any VMIC product(s) or part(s) that is (are) damaged or subjected to accident(s), perils of nature, negligence, overtemperature, overvoltage, misapplication of electrical power, insertion or removal of boards from backplanes and/or I/O connectors with power applied by the customer(s), appointee(s), or any other person(s) without the expressed approval of VMIC.

Final determination of warranty eligibility shall be made by VMIC, and if a warranty claim is considered invalid for any reason, the customer will be charged for services performed and expenses incurred by VMIC in repair, handling and shipping the returned product or part. Determination as to whether the item is within warranty, coverage shall not be unreasonably withheld.

The warranty period of the replacement or repaired product(s) or part(s) shall terminate with the termination of the warranty period with respect to the original product(s) or part(s) for all replacement parts supplied or repairs made during the original warranty period.

THE FOREGOING WARRANTY AND REMEDY ARE EXCLUSIVE AND VMIC SHALL HAVE NO OTHER OR ADDITIONAL LIABILITY TO BUYER OR TO ANYONE CLAIMING UNDER BUYER (THIRD PARTY) UNDER ANY OTHER AGREEMENT OR WARRANTY, EXPRESS OR IMPLIED EITHER IN FACT OR BY OPERATION OF THE LAW, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS, STATUTORY, OR OTHERWISE. VMIC SHALL HAVE NO LIABILITY FOR SPECIAL OR CONSEQUENTIAL DAMAGES OF ANY KIND OR FROM ANY CAUSE ARISING OUT OF THE INSTALLATION OR USE OF ANY PRODUCT FURNISHED HEREUNDER.

6.4 OUT-OF-WARRANTY REPAIR POLICY

The following sections describe VMIC's policy on repairs and warranties on repaired products.

6.4.1 Repair Category

VMIC's repair policy of standard products is divided into two categories, depending on the item to be repaired. These categories are:

- a. Product Exchange
- b. Fixed Price Repair

Category 1 (product exchange) represents the tastest turn around of the two categories. In this case, the customer sends the maltunctioning product to VMIC. VMIC will return an operational product to the customer within 72 hours of receipt provided VMIC has the product in stock. Customers should contact VMIC prior to returning products for repair to determine stocking status.

Category 2 (Fixed Price Repair) applies to products returned to VMIC for repair and subsequent return to the customer.

Return authorizations are required on all product repairs, and all purchase orders should reter to VMIC's Return Authorization Number which is assigned by VMIC's Customer Service Department.

6.4.2 Repair Pricing

Product exchange is tifty percent (50%) of the current list price. Fixed price repairs are performed at twenty-tive percent (25%) of the current list price. Repair prices are not discountable.

(Repair prices are subject to change without notice).

6.4.3 Payment

Payment is due upon delivery or at VMIC's option, net thirty (30) days trom the date of delivery. Payment should be made to:

VME Microsystems International Corporation 12090 South Memorial Parkway Huntsville, Alabama 35803-3308 Attention: Accounts Receivable

VMIC allows a one (1) percent discount tor payment made within ten (10) days of invoice date or a two (2) percent discount on payment made prior to shipment of order. This payment discount, however, does not apply to freight.

6.4.4 Shipping Charges

Shipping charges are the customer's responsibility, with the exception of warranty repairs, whereby VMIC will pay the return to customer shipping charges.

6.4.5 Shipping Instructions

The type of packaging used to ship the product depends on whether the product is shipped singly, in a chassis, or packaged with other boards. The shipper should carefully pack the product(s), using the same precautions listed in the "unpacking procedures". The user should utilize the same (or equivalent) protective packaging container for re-shipment as provided by VMIC. Approved ESD procedures are recommended when handling VMIC's products.

6.4.6 Warranty on Repairs

Products repaired by VMIC are warranted against defects in workmanship and material for a period of ninety (90) days from date of shipment to the customer for all products that were repaired out of warranty. See Standard Conditions of Sale for products repaired within the warranty.

6.4.7 Exclusions

Repair rates may not apply to products which have received unusual physical or electrical damage. In such cases, VMIC will provide an estimated price for product repair or replacement. The customer may then choose to have the product repaired at the estimated price, returned unrepaired at no charge, or replaced at VMIC's current list price.


APPENDIX A

ASSEMBLY DRAWING, PARTS LIST, AND SCHEMATIC

		_
		_
		_
		-
		_

		_	1			1			U	m		₫
	APPR.	M. LEMLEY	M. LEMLEY	T. THORNTON	T. THORNTON	T. THORNTON	T. THORNTON	7, c.T.			RFUISXON STATUS OF SHFETS	E. AL. 35803 AL CORPORATION ING REU.
	DATE	8/2/8	6/21/88	7/12/89	10/25/89	1/12/90	6/1/90	11/20/40			G G D REU G 7 8 SHT	12090 SCHUNTSUILL TTERNATION Y DRAW
)	AB	S'uciazo	ok?wGraza	D. O'TOOLE	D. SMITH	D. 0'TOOLE	E.M.GREEN	E.M.GREEN			о к ъ 4	MICROSYSTEMS IN ASSEMBL UMIU
REUISIONS	DESCRIPTION	E.C.O. 88-0029 ADD ASSEMBLY DRAWING	E.C.O. 88-0137 MINOR CORRECTIONS	E.C.O. 89-0055 ADD REWORK INSTRUCTIONS, ADD CORRECTIONS	E.C.0. 89-0145	CHANGES PER ECO 89-0175	CHANGES PER ECO 90-0072	CHANGES PER ECO 30-0196		R SCHEMATIC DIAGRAM SEE 141-000DMA-000	1 E	DRAWN & LEMLEY 5/4/88 WHE PROJ. ENG. MGR. RAINOSEK 5/4/88 SIZE PROD. C.
4	33Z REU.	8	U	٥	ш	ы	Е	ь		FOR		IFICA OF UP OCED OR IN
8	13Z REU.	•	U	O	ы	L	9	=		NOTES:		THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF UMIC AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS A BASIS FOR THE MANUFACTURE OR
			_			Т			Ü	8	-	<u> </u>

--



- 1

UME MICROSYSTEMS INT'L CORP. SIGNATURE DRAWN SYL	132-606	132-000DMA-000	
ROSYSTEMS INT'L CORP. SIGNATURE DRAWN SYLEM			g
SIGNATURE DRAWN SY			
DRAWN ST.	DATE CONTRACT NO.	ACT NO.	
2 may 200			1
CALCARE-DITH CHECKED	11-15-90		HS

INSTRUCTIONS:

NOTES:

A. ALL ASSEMBLED BOARDS SNALL BE IDENTIFIED WITH THE ASSEMBLED BOARD PART NUMBER, THIS NUMBER INCLUDES THE CURRENT REVISION LETTER LISTED IN THE 332-COLUMN OF THE REVISION TABLE, FOUND ON SHEET ONE. THE RESULTING PART SHALL BECOME A 332-0000MA-000 (REV.)

B. THE REVISION LETTER(S) OF THE ASSEMBLY DRAWING SHALL BE STAMPED IN THE DESIGNATED AREA.

C. REMOUE THE EXISTING REVISION LETTER FROM THE 332 ASSEMBLED PART NUMBER.

D. REMOUABLE, NON-SMEARING INK SHALL BE USED TO STAMP REVISION LETTERS IN THE DESIGNATED AREA.

NAIC.	CODE IDENT. NO. DWG. NO.	NO. DUIC	3. NO.	REV. LTR.
		-	132-000DMA-000	O
UME MICROSYSTEMS INT'L CORP.				
CN	SIGNATURES	DATE	DATE CONTRACT NO.	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ч	5/25/89		i
UMI ORE-URH	СНЕСКЕО			SH 30
	8. E. O. Pul 11-15-90	11-15-90		

INSTRUCTIONS: REWORK

NOTES:

- A. REWORK INSTRUCTIONS SHALL BE ACCOMPLISHED ON THE COPPER REVISION(S) INDICATED AND WILL BECOME A PART OF THE ASSEMBLED BOARD.
- B. REWORK INSTRUCTION SYMBOLS
- I. . PIN ONE DOT
- 2. DRILL HOLE
- 3. × DISCONNECT TRACE
- 4. --- TRACE ON INTERNAL LAYER
- S. --- TRACE ON EXTERNAL LAYER

	WILL	COOE IDENT. NO. OWG. NO.	REV. LTR.
	UME MICROSYSTEMS INT'L CORP.	132-000DMA-000	ڻ ص
	MODEL NO. UMIUME-DMA	DRAWN & NATE CONTRACT NO. CHECKED A. E. O. M. J. 11-15-90	SH _3B_
EFFECTIUITY:	E.C.O. DMA-09 REU. D COPPER (FC-01)		
INSTRUCTIONS	REWORK STEP 1 CUT UZO PIN 12 FROM UZO PIN 14 (+5 ON SOLDER SIOE).	114 (+S ON SOLDER SIOE).	
	STEP 2 CONNECT UZØ PIN 12 TO GROUNO.	ю.	
	STEP 3 CUT UI PIN 1 FROM GROUNO (SOLDER SIDE).	OLDER SIDE).	
	STEP 4 CUT UZ PIN 1 FROM GROUND (SOLDER SIDE).	OLDER SIDE).	
	STEP 5 CONNECT U1 PIN 1 TO +5U.		
	STEP 6 CONNECT UZ PIN 1 TO +5U.		

STEP 7 CONNECT U3Z PIN 15 TO U14 PIN 1.

	WAIC	CODE IDENT. NO. DWG. NO.	NO.	G. NO.	REV. LTR.
				132-000DMA-000	G
	UME MICROSYSTEMS INT'L CORP.				
	CM INCOM	SIGNATURE	DATE	DATE CONTRACT NO	
		DRAWN & WARDE	8/2/8		!
	UMIUMETUM	CHECKED			SH _3C
		S. C. O. Mar 11-12-90	11-12-9	8	
EFFECTIUITY:	.0.88-0029	E.C.O. 89-0055			
	REU. D. F. & G COLLER	,			
INSTRUCTIONS	REWORK				

CHANGE PAL S (U43) FROM N/R TO PAL E (U43) REU. A. P/N: 303-000132-000 FILE/NUM: 163-000132-000 FILE NAME: DMAU43A.PS

STEP 1


אאוני	COOE IOENT. NO. OWG. NO.	10. OWG. NO.	REU. LTR.
		132-0000MA-000	ဟ
UME MICROSYSTEMS INT'L CORP.			
MODEL NO	SIGNATURES	OATE CONTRACT NO.	
1	DRAWN D. 0'TOOLE 5/25/89	68/52/5	i
OMIONE-UNH	CHECKED		NS NS
	8, C O'A 11-15-90	1-15-40	

EFFECTIUITY:

E.C.O. 89-0055 REU. D, F, & G COPPER

REMORK INSTRUCTIONS STEP 1 (SOLDER SIDE)

CUT U35/PIN 17 FROM U40/PIN 9.



STEP 2

CONNECT U35/PIN 17 TO U14/PIN 14.

	WAIC.	CODE IDENT. NO. DWG. NO.	REU. LTR.
	UME MICROSYSTEMS INT'L CORP.	132-000DMA-000	ტ
	MODEL NO. UMIUME-DMA	SIGNATURES DATE CONTRACT NO. DRAWN D. O'TOOLE 5/25/89 CHECKED A. E. O'M. 1 (1-15-90	SN 3E
EFFECTIUITY:	E.C.O. 89-0055 REU. D, F, & G COPPER		
INSTRUCTIONS	REWORK (CONTINUED)		
		. מ ל	
	×		
	X		
	0000		
	STEP 4 CONNECT U147PIN IS TO U437PIN 5.	JIN S.	

CONNECT U147PIN 16 TO U407PIN 9.

STEP 5

	COOE IDENT. NO. OWG. NO.	REV. LIK.
		ڻ ف
	UME MICROSYSTEMS INT'L CORP.	
	MODEL NO. SIGNATURES OATE CONTRACT NO. DRAWN D. O'TOOLE 5/25/89 CHECKED A.C. O/LLA - 5-90	SN 3F
EFFECTIUITY:	E.C.O. 89-0055 REU. D. F, & G COPPER	
INSTRUCTIONS:	REWORK (CONTINUED)	
	STEP 6	
	CHANGE PAL A (U35) FROM N/R TO PAL A (U35) REU. A. P/N: 303-000128-000 FILE NUM.: 153-000128-000 FILE NAME: DMAU3SA.PS	
	STEP 7	
	CNANGE PAL G (UI4) FROM N/R TO PAL G (UI4) REU. A. P/N: 303-000134-000 FILE NUM.: 163-000134-000 FILE NAME: OMAU14A.PS	
	STEP 8 CONNECT GROUND SIDE OF C63 TO GROUNO SIDE OF C53 (COMPONENT SIDE) USING 24 GAUGE WIRE.	
	ESD 24	

	CODE IDENT. NO. DWG. NO.		REU. LTR.
	NT.L CORP.	132-000DMA-000	O
	MIUME-DMA SMITH 10/17/89 CONTR CHECKED 9. E. O'PLD 11-15-40	CONTRACT NO.	ЭЕ НЗ
EFFECTIUITY:	1	1	
INSTRUCTIONS	REWORK (CONTINUED)		
	STEP 1 (COMPONENT SIDE): CUT TRACE FROM U13-3 TO U17-18 AT U13-3.		
	STEP 2: CONNECT U13-3 TO U17-9 (SOLDER SIDE).		
	STEP 3 (SOLDER SIDE): CUT TRACE FROM U13-1 TO U14-4 AT U13-1.		
	STEP 4 CONNECT UL3-1 TO U14-17.		
	STEP 5 CHANGE PAL G (UL4) REV. A TO PAL G (U14) REV. A CHANGE P/N: 303-000134-000 TO P/N: 303-000294-000 CHANGE FILE NAME: DMAU14A.PLD TO DMAU14B.PLD		

	CODE IDENT. NO. DWG. NO.	REU. LTR.
	UME MICROSYSTEMS INT'L CORP.	ŋ
	MODEL NO. UMIUME-DMA CHECKED ALE, O'AL 1145-80	sн_ <u>зт_</u>
EFFECTIUITY:	E.C.O. 90-0196 REU. F & G COPPER	
INSTRUCTIONS	REWORK	
	STEP 3 DRILL FROM COMPONENT SIDE AT U44 PIN 15 TO DISCONNECT U26 PIN 18 FROM U44 PIN 15.	
	0 0 0	
THIS TRACE IS AT LAYER 3		
	E	
	STEP 5 CONNECT U48 PIN 9 TO U15 PIN 8	
	STEP 6 CONNECT US PIN 19 TO U32 PIN 11	
	STEP 7 CONNECT U15 PIN 14 TO U26 PIN 18	
	STEP 8 CONNECT US3 PIN 19 TO U44 PIN 15	
	STEP 9 REMOUE PAL FROM U15 AND INSERT PAL C FILE NAME: DMAU15B.PLD, PART. 303-000453-000.	
	END OF REMORK INSTRUCTIONS	ONS

O'COS STITINGS	-		3	WIL	CODE IDENT. NO. DWG. NO.	REU. LTR.
	Т			E		
	n⊃a	OME		MICROSYSTEMS INT'L CORP.	132-000DMA-000	
		MODEL		vo. UMIUME-DMA	SIGNATURES DATE CONTRACT NO. O. JESSEE 5/23/9	т NO. 5H4
	_	ITEM	REF.	PART NO. OR	NOMENCLATURE	STD. PART SPEC.
		NO.	DES.	IDENTIFYING NO.	OR DESCRIPTION	NO. DWG. ND.
				333-000МА0-000	BOARD: PC, RAW, B LAYERS	
	-	N		324-000000-000	FRONT PANEL: TWO MIDDLE 64 PIN CONNECTOR, CENTER MOUNT FAIL LED	151-0000008-00
	-	ю		324-000000-001	LOGO: ASSEMBLED-VMIC, SINGLE	151-000000-001
	-	4		324-999907-000	LOGO: ASSEMBLED-DMA, SINGLE	151-999987-000
	1.5	ហ	HARD- WARE	324-900000-001	KIT: MOUNTING, FRONT PANEL	UERO BICC 173-125258
	N	φ	HARD- WARE	324-900003-000	HANDLE 1 FRONT PANEL	UERO BICC 172-38201F
	-	^	HARD- WARE	328-25051S-000	SCREW KIT: FRONT PANEL	UERO BICC 172-22729C
	A/R	\$	HARD- WARE	SNG0	SOLDER GOL40	
	9	o o	U1,U2 U6,U8 U10,U12	331-304645-200	IC: DIGITAL, DCTAL BUS TRANSCEIVER, PLASTIC DIP	7485645
	-	61	Ε̈́Ω	331-304175-600	IC: DIGITAL, QUAD D TYPE FLIP FLOP W/CLEAR, PLASTIC DIP	74LS175
		1	20	331-304164-600	IC: DIGITAL, 8 BIT SNIFT REGISTER, PLASTIC DIP	74LS164
	+	12	US,U7 U9,U11	331-369624-166	IC: MICROPROCESSOR, OCTAL BIDIRECTIONAL BUS LATCH, PLASTIC DIP	AMD AM2952DC
	-	13	013	331-300438-600	IC: DIGITAL, QUAD 2-INPUT NAND BUFFER, PLASTIC DIP	74LS38
	п	7	U17, U26 U47	331-304641-110	IC: DIGITAL, OCTAL BUS TRANSCEIVER, PLASTIC DIP	74ALS641-1
		1				

Grond OFFINANCE	-	>	WAIL	CODE IDENT. NO. DWG. NO.	REU. LTR.
	7			COO MINORO CC.	11
	n⊃#	UME MICROS'	MICROSYSTEMS INT'L CORP.		
		MODEL NO.	NO.	SIGNATURES DATE CONTRACT NO DRAWN & & WG 22 88	T NO.
	נתטחז	01110	iiE-DiiH	O. JESSEE 5/30/90	i į
	B 17EM	EM REF.	PART NO. OR	NOMENCLATURE	STD. PART SPEC.
	_	o. DES.	IDENTIFYING NO.	OR DESCRIPTION	NO. DIMG. NO.
	3 15	U18.U19 U20	331-300474-600	IC: DIGITAL, DUAL D FLIP FLOP, PLASTIC DIP	74LS74
	1 16	6 U22	331-304164-400	IC: DIGITAL, 8 BIT GATED SERIAL—IN, PARALLEL—OUT, FAST, PLASTIC DIP	74F164
	1 17	7 U23	331-300474-100	IC: DIGITAL, DUAL D FLIP FLOP, PLASTIC DIP	74ALS74
	1 18	8 U24	331-300431-600	IC: DIGITAL, DELAY ELEMENT, PLASTIC DIP	74L531
	1	19 U25	331-300432-100	IC: DIGITAL, OUAD 2-INPUT OR GATE, PLASTIC DIP	74AL532
	5 20	027,029 0 038,053 048	331-304244-100	OCTAL TIC DI	74ALS244
	2 21	1 U28,U30	331-304273-600		74LS273
	1 2	22 U31	331-309034-012	IC: DIGITAL, HEX CONTACT BOUNCE ELIMINATOR, PLASTIC DIP	MOTOROLA MC68153
	1 23	3 032	331-303000-122	IC: MICROPROCESSOR, 12.5 MNZ, DIRECT MEMORY ACCESS INTERFACE, PLASTIC DIP	MOTOROLA SCB68430
	N N	24 U33, U46	331-304245-600	IC: DIGITAL, OCTAL BUS TRANSCEIVER, PLASTIC DIP	74LS24S
	- A	2S U34	331-304138-100	IC: DIGITAL, 1 TO 8 DECODER/ DEMULTIPLEXER, PLASTIC DIP	74AL5138
	Q Q	26 036,037	331-304374-600	IC: DIGITML, OCTAL D FLIP FLOP, W/TRI STATE OUTPUTS, PLASTIC DIP	74L5374
	1	27 039	331-304520-100	IC: DIGITAL, 8 BIT IDENTITY COMPARATOR, PLASTIC DIP	74AL5520
	1 2	28 040	331-300432-200	IC, DIGITAL, OUAD 2-INPUT OR GATE, PLASTIC DIP	74AS32

1				tire	CODE IOENT. NO. OWG. NO.	REU. LTR.
OURNIIIY KEU'D :	T		>	WAIL.	Sec Andread CC.	5
	v⊃¤	UME	MICROSYSTEMS	STEMS INT'L CORP.		
	1	HODE	NO.		SIGNATURES OATE CONTRACT NO DRAWN XV. C. 2.7.98	T NO.
	⊄ លលកា:		UMIU	UMIUMEDMA	Salar "	SN B
	_	HETI	REF.	PART NO. OR	NOMENCLATURE	STD. PART SPEC.
	•	02	DES.	IOENTIFYING NO.	OR DESCRIPTION	NO. OMG. NO.
		l	U41,U42 U49-PU52 U54,U55	331-304645-110	IC: DIGITAL, OCTAL BUS TRANSCEIVER, PLASTIC DIP	74AL5645-1
	-	30	U45	323-666666-126	lin ⊃	MOTOROLA RASCO-1 12.0 MHZ
	61	31	C1 → C2Z C24 → C36 C40 → C6Z	315-205002-104	CAP: .1 LF, .300 LEAD SPACE, 20%, 500, ZSU, CERAMIC MONOLYTHIC	SPRAGUE 923CZSU104M050B
			C37, C38 C39, C64			
	N	32	C23, C63	315-902000-476	CAP: 47 DF, AXIAL, 20%, 35U, ALUMINUM ELECTROLYTIC	PANASONIC ECEBIUU470
	ហ	33	RP1 +RPS	347-001105-001	DIP: 180/390 Q, 16 PIN, OUAL TERMINATOR, 181/391	BOURNS 4116R-003-181/391
		94	RPG	347-001002-472	SIP: 4.7K Q, BUSSED, 10 PIN, LOW PROFILE	BOURNS 4610X-101-472
	N	35	R1,R2	347-000000-110	RESISTOR: 110 Q. 1/4W, 5%, CARBON FILM	
	-	36	R3	347-000000-103	RESISTOR: 10K Q, 1/4W, 5%, CARBON FILM	
	-	37	R4	347-000000-160	RESISTOR, 16 Q, 1W, 5X,	
	ន្ទ	38	40.H.S.	321-000016-011	TERMINAL, PC BOARD, SINGLE ROW, .02S THICK, .310 LEAD LENGTN, ONE POST	PANDUIT 92983401-01
	92	99	16.10 16.10 16.11 16.11	321-00001S-001	JUMPER, PC BOARD, Z POSITION, FEMALE, UNPLATED CONTACT, BLACK	MCKENZIE MSB-2360-T-C-STP
	1					


O.DEG VITTNOID	\vdash		>	VAIIC	CODE IDENT. NO. DWG. NO.	REU. LTR.
	Т			E	000 - 0MG	0000
	ທ⊃⊈	UME	MICROSYSTEMS	STEMS INT'L CORP.		
	<u> </u>	MODEL	NO.		SIGNATURES DATE CONTRACT NO.	T NO.
	⊄ուոր		UMIU	UMIUME-DMA	SSEE	SN -7
	_	TTEM	PEF.	PART NO. OR	NOMENCLATURE	STD. PART SPEC.
		Q V	DES.	YING	OR DESCRIPTION	NO. DIME. NO.
	-	9	10	337-000001-110	DIODE: LED, RED, SU, 15mA, INTEGRAL RESISTOR, WIRE LEADS	DIALIGHT 558-0102-003
	-	7	110	303-000294-000	PAL G, FILE: DMAU14B.PLD, A PROGRAMMED 16L8A	331-300100-100
	-	42	RP7	347-001002-222	SIP: 2.2K &, BUSSED, 10 PIN, LOW PROFILE	BOURNS 4610X-101-222
	-	43	51	080-0000000-15E	SWITCN: DIP, 8 POSITION, LOW PROFILE, PC MOUNT, TAPE SEAL	AUGAT ADF-08PCT
	N	:	P1.P2	321-000011-300	COMMECTOR: DIN, 96 PIN, MAUE SOLDER, ANGLED, TYPE C, MALE	PANDUIT 100-096-053
	N	45	P3,P4	321-000013-105	CONNECTOR: FLAT CABLE, 64 PIN114 ANGLED, WITH EJECTOR LATCHES, TYPE C, MALE	PANDUIT 120-964-053A
	~	46	U14, U15 U16, U21	321-001320-001	SOCKET: DIP, 20 PIN, .300 ROW	SAMTEC ICA-320-SGT
			U3S, U43 U44			
	-	£	160	321-001640-001	SOCKET: DIP 40 PIN, . 600 ROW	SAMTEC ICA-640-SGT
	-	40	U32	321-001640-001	SOCKET: DIP 40 PIN, . 600 ROW	SAMTEC ICA-648-SGT
	0	49	PI, P2 P3, P4	928-250000-010	SCREW: METRIC, 2.S X 10MM, SS	:
		50	P1,P2 P3,P4	328-250001-025	NUT: METRIC. 2.5MM, HEX, SS	
	A/R	15			LOCTITE	
	-	52	044	303-000129-000	PAL B, FILE: DMAU44A.PLD, A PROGRAMMED 16L8A	331-300100-100
	1					


QUANTITY REO'D	Г		>	WIC	CODE IDENT. NO. DWG. NO.	REU. LTR.	ж.
	רכת	OME		MICROSYSTEMS INT'L CORP.	132-000DMA-000	н-өөө D	
	œ						Ī
	ែ⊄៧ល	MODEL		NO. UMIUME-DMA	SIGNATURES DATE CONTRACT NO. ORAWN D. O'TOOLE 5/25/89 CHECKED	T NO. 5H 8	1.1
	ШΣ				D. E. O'llea 11-15-40		
	<u>-</u>	TTEH	REF.	PART NO. OR	NOMENCLATURE	STD. PART SPEC.	ri
	-≺د	Š.	DES.	IDENTIFYING NO.	OR DESCRIPTION	NO. DMG. NO.	
	-	53	STO	303-000453-000	PAL C, FILE: DMAU158.PLD. A PROGRAMMED 16L8A	331-366166-166	_
	-	20	016	000-EET000-E0E	PAL F. FILE: DMAU16A.PLD.	331-300100-100	_
	-	SS	UZ1	303-000131-000	PAL D. FILE: DMAUZIA.PLD. A PROGRAMMED 16L8A	331-300100-100	
	н	95	SEA	303-000128-000	PAL A, FILE: DMAU35A.PLD. A PROGRAMMED 16L88	331-300100-200	
	-	6	U43	303-000132-000	PAL E. FILE: DMAU43A.PLD. A PROGRAMMED 16L8A	331-300100-100	
			:				


). DESCRIPTION BY	E.C.D. 01-0025	H E.C.O. 89-0055	J E.C.0. 89-8175 D. 0.TOOLE 1/12/98	к Е.С.О. 90-0196 Е.М. ФРЕВИ 11/29/40	L E.C.O. 90-0219 E.M.GREIN 2/11/91							
				СИЯКТ	PAGE NUMBER	4.0.14				51-11-61		
				PAL LOCATION CHART	.U. NUMBER	1	U44	UIS 9	7 120	U43	U16 II	VI4


,_


-














-


_


....
































APPENDIX B

INTEGRATED CIRCUIT TECHNICAL SPECIFICATIONS

DESCRIPTION

Bus Interrupt Module Direct Memory Access Interface PART NO.

MC68153 SCB68430

MC68153

Advance Information

BUS INTERRUPTER MODULE


The bipolar LSI MC68153 Bus Interruptar interfaces a microcomputer system bus to multiple slava davices requiring interrupt capabilities. It handles up to 4 independent sources of interrupt requests and is fully progremmable.


- VERSAbus/VMEbus Compatible
- MC68000 Compatible
- Handles 4 Independant Interrupt Sources
- 8 Programmabla Read/Writa Registers
- Programmable Interrupt Raquast Lavels
- Programmable Interrupt Vectors
- Supports Interrupt Acknowledge Daisy Chain
- · Control Registers Contain Flag Bits
- Single +5.0 Volt Supply
- Total Powar Dissipetion = 1.5 W Typical
- Tamperature Range of 0°C to 70°C
- Chip Accass Time = 200 ns Typical with 16 MHz Clock
- 40-Pin Duel-In-Line Packaga


TTL

BUS INTERRUPTER MODULE

ADVANCED LOW POWER SCHOTTKY







ABSOLUTE MAXIMUM RATINGS (Beyond which useful life mey be impaired.)


Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	- 0.5 to +7.0	V
Input Voltaga	V _{in}	-0.5 to +7.0	V
Input Current	1 _{in}	-30 to +5.0	mA
Output Voltage	Vout	-0.5 to +5.5	V
Output Current	101	Twice Reted IOL	mA
Storage Temperature	T _{stg}	-65 to +140	°Ç
Junction Operating Tamperature	Tj	-55 to +140	°C

BURN-IN LIMITS: A maximum Ty of +175°C may be used for periods not to exceed 250 hours.

DC ELECTRICAL SPECIFICATIONS (VCC = 5.0 V ±5%, TA = 0°C to 70°C)

Perameter	Symbol	Min	Max	Unit	Test Conditions
High Level Input Voltage	ViH	2.0	_	V	
Low Level Input Voltage	VIL		0.8	V	
Input Clamp Voltage	VIK	_	- 1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
High Level Output Voltege(1)	VOH	2.7	_	٧	V _{CC} = MIN, I _{OH} = -400 μA
Low Level Output Voltage	Vol	_	0.4	V	VCC = MIN, IOL = 8.0 mA
Output Short Circuit Current(2)	los	- 15	- 130	mA	VCC = MAX, VOUT = 0 V
High Lavel Input Currant	ItH		20	μА	VCC = MAX, VIN = 2,7 V
Low Level Input Current	IIL	_	-0.4	mA	VCC = MAX, VIN = 0.4 V
Supply Currant	lcc_	225	385	mA	V _{CC} = MAX
Output Off Current (High)	Гозн		20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V
Output Off Current (Low)	IOZL	_	- 20	μΑ	V _{CC} = MAX, V _{OUT} = 0.4 V

AC TEST CIRCUIT — AC Testing of All Outputs



- Not applicable to open-collector outputs.
- 2. Not more then one output should be shorted at a time for longer than one second.
- 3. CS Low to CLK High (Setup Time) of 15 ns Min must be observed.
- 4 IACK Low to CLK High and IACKIN Low to CLK High (Setup Times) of 15 ns Min must be observed.

 5. See Table 1 for additional performance guidelines.



MOTOROLA Semiconductor Products Inc.

AC ELECTRICAL SPECIFICATIONS (VCC = 5.0 V ±5%, TA = 0°C to 70°C1

Parameter	Test Number ⁽⁵⁾	Max (ns)
CLK High to Dats Out Vslid (Delsy)(3)	1	55
CLK High to DTACK Low (Delay)[3]	2	40
CS High to DTACK High IDelay)	3	35
CLK High to Data Out Valid (Delsy(4)	4	55
CLK High to INTAE Low (Delay)(4)	5	40
IACK High to Data Out High Impedance (Delay)	6	60
IACK High to DTACK High (Delay)	7	45
CS High to Data Out High (Delay)	8	45
CS High to IRQ High (Delay)	9	60
IACK High to INTAE High (Delay)	10	35

GENERAL DESCRIPTION

The MC68153 Bus Interrupter Module (BIM) is designad to aerve es an interrupt requester for peripheral davices in a microcomputer system. Up to 4 independant devicas can be interfaced to the system bus by the MC68153. Intended for asynchronous master/slave bus operation, the BIM is compatible with VERSAbus, VMEbus, MC68000 device bus, and other system buses. Figure 1 shows a block diagram of a typical configuration. In this example, three peripheral devices (bus slaves) are connected to the system date bus. Each of these devices could be parallel I/O, serial I/O, or some other function. An interrupt raquest from any device is routed to the MC68153, and the BIM handles all interface to the system bus. It generates a bus interrupt request as a rasult of the device interrupt raquest. When the system interrupt handler or processor responds with an interrupt acknowledge cycle, the MC68153 can answar supplying an interrupt vector and hendling all timing.

The functional block diagram of the MC68153 is shown in Figure 2. The device contains circuitry to accept four separate interrupt sources (INTO - INT3), Interface to the systam bus includes generation of bus interrupt raquests (IRQ1 - IRQ7), response to a bus intarrupt acknowledge cycle (either supplying a vector or passing on a daisy chain signal), and releasing the bus interrupt request signal at the proper time. The 8IM has flaxibility provided by eight programmable read/write registers. Four 8-bit vector ragisters (VR0 ~ VR3) contain status/address information and supply a byte vector in response to an interrupt acknowledge cycle for the corresponding interrupt source. Four other 8-bit control registers (CR0 - CR3) contain information that oversees operation of the interrupt circuitry. The control information is programmable and includes interrupt request lavel and interrupt anable and disable. Also contained in the control registers are flag-bits. These flags are useful for task coordination, resource management, and interprocessor communication.

SIGNAL DESCRIPTION

Throughout the data sheat, signals are presented using the terms asserted and nagated independent of whather the signal is asserted in the high voltage or low voltage atate. Active low signals are denoted by a superscript bar.

BIDIRECTIONAL DATA BUS -- D0 -- D7

Pins D0 – O7 form an 8-bit bidiractional data bus to/ from the system bus. These are active high, 3-state pins. D7 is the most significant bit.

ADDRESS INPUTS - A1 - A3

These active high inputs serve two functions. One function is to salect one of the eight possible registers during a read or write cycle. Secondly, during an interrupt acknowledge A1 – A3 show the level of interrupt being acknowledged, and the BIM uses thase to detarmine if a match exists with an internal level.

CHIP SELECT - CS

CS is en active low input used to select the BIM's registers for the current bus cycle. Address strobe, data strobe, and appropriate address bits must be included in the chip select equation.

READ/WRITE - R/W


The R/W input is a signal from the system bus used to determine if the current bus cycle is a read (high) or write (low).

DATA TRANSFER ACKNOWLEDGE - DTACK


DTACK is an open-collector, active low output that signals the completion of a read, write, or interrupt acknowledge cycle. During read or interrupt acknowledge cycles, DTACK is asserted by the MC68153 after data has been provided on the data bus; during write cycles it is asserted after data has been accepted from the data bus. A pullup resistor is required to maintain DTACK high between bus cycles.



MOTOROLA Semiconductor Products Inc. -







INTERRUPT ACKNOWLEGGE SIGNALS — IACK, IACKIN, IACKOUT

These three pins support the interrupt acknowledge cycle. A low level on the IACK input indicates an interrupt acknowledge cycle has been initiated. This signal is conditioned externally with Address Strobe and the lower data strobe of an MC68000 type bus. After IACK is asserted the BIM compares the interrupt level presented on address lines A1, A2, and A3 with the current levals generated internally and determines if a match exists. Then, if input IACKIN is asserted (driven low), the BIM will either complete the interrupt acknowledge cycla if a match exists or assert output IACKQUT if no match exists.

IACKIN and IACKOUT form part of a prioritized interrupt acknowledge daisy chain. The daisy chain prioritizes interrupters and guarantees that two or more devices requesting an interrupt on the same level will not respond to the same cycle. The requesting device (or Interrupter) must wait until IACKIN is asserted and not pass the signal on (assert IACKOUT) if it is to complete the interrupt acknowledge cycle.

BUS INTERRUPT REQUEST SIGNALS - IRQ1 - IRQ7

These open-collector outputs are low when asserted, indicating a bus interrupt is requested at the corresponding level. An open-collector buffer is normally required for sufficient drive when interfacing to a system bus. A pullup resistor is required to maintain IRQ1 – IRQ7 high between interrupt requests.

DEVICE INTERRUPT REQUEST SIGNALS — INTO - INTO

NTO - INT3 are active low inputs used to indicate to the BIM that a device wants a bus interrupt.

INTERRUPT ACKNOWLEGGE ENABLE - INTAE

Quring an interrupt acknowledge cycle, this output pin is asserted low to indicate that outputs INTAL0 and INTAL1 are valid. These two outputs contain an encoded number (x) corresponding to the interrupt (INTx) being acknowledged. This feature can be used to signal interrupting devices, which supply their own vector, when to respond to the interrupt acknowledge cycle with the vector and a DTACK signal.

INTERRUPT ACKNOWLEDGE LEVEL — INTALO, INTALO

These active high outputs contain an encoded number corresponding to the interrupt level being acknowledged. They are valid only when INTAE is asserted low.

CLOCK - CLK

The CLK input is used to supply the clock for internal operations of the MC68153.

RESET - CS, IACK

Although a reset input is not supplied, an on-board reset is performed if \overline{CS} and \overline{IACK} are asserted simultaneously.



MOTOROLA Semiconductor Products Inc. -

						•					ISTER MODEL
ADDRESS BIT A3 A2 A1 PJC PJC PJC PLEATH INTERPRETATION INTERPRETAT											
A3	A2 0	A1 0	F	FAC	x/iÑ	IRE	IRAC		L1	LO	CONTROL REGISTER 0
0	0	1	F	FAC	X/IN	IRE	IRAC	L2	L1	LO	CONTROL REGISTER 1
0	1	0	F	FAC	X/ĪÑ	IRE	IRAC	L2	L1	LO	CONTROL REGISTER 2
1	-	1	F	FAC	X/ĪN	IRE	IRAC	L2	LI	LO	CONTROL REGISTER 3
÷	0	0	V7	V6	V5	V4	V3	V2	V1	VO	VECTOR REGISTER 0
÷	0	1	V7	V6	V5	V4	V3	V2	V1	VO	VECTOR REGISTER 1
1	1	0	V7	V6	V5	V4	V3	V2	V1	VO	VECTOR REGISTER 2
÷		1	V7	V6	V5	V4	V3	V2	V1	V0	VECTOR REGISTER 3
			7	6	5	4 REGIST	3 FER BIT	2	1	0	REGISTER NAME

REGISTER DESCRIPTION

The MC68153 contains 8 programmable read/write registers. There are four control registers (CR0 - CR3) that govern operation of the davice. The other four (VR0 - VR3) are vector registers that contain the vector data used during an interrupt acknowledge cycle. Figure 4 illustrates the device register model.

CONTROL REGISTERS

There is a control register for each interrupt source, i.e., CR0 controls INTO, CR1 controls INT1, etc. The control registers are divided into several fields:

 Interrupt level (L2, L1, L0) — The least significant 3-bit field of the register determines the level at which an interrupt will be generated:

70111-011	.,,		
L2	L1	LO	IRQ LEVEL
0	0	0	DISABLED
Ö	0	1	IRQ1
Ō	1	0	IRQ2
0	1	1	IRQ3
1	0	0	IRQ4
1	0	1	IRQ5
1	1	0	IRQ6
1	1	1	IRQ7

A value of zero in the field disables the interrupt.

- Interrupt Enable (IRE) This field (Bit 4) must be set (high level) to enable the bus interrupt request associated with the control register. Thus, if the INTX line is asserted and IRE is cleared, no interrupt request (IRQX) will be asserted.
- Interrupt Auto-Clear (IRAC) If the IRAC is set (Bit 3), IRE (Bit 4) is cleared during an interrupt acknowledge cycle responding to this request. This action of

clearing IRE disables the interrupt raquest. To reenable the interrupt associated with this ragister, IRE must be aet again by writing to the control ragister.

- 4. External/Internal (X/IN) Bit 5 of the control register determines the response of the MC68153 during an interrupt acknowledge cycla. If the X/IN bit is clear (low level) the BIM will respond with vector data and a DTACK aignal, i.e., an Internal response. If X/IN is aet, the vector is not supplied and no DTACK is given by the BIM, i.e., an external device should respond.
- Flag (F) Bit 7 is a flag that can be used in conjunction with the tast and set instruction of the MC68000. It can be changed without affacting chip operation. It is useful for processor-to-processor communication and resource allocation.
- Flag Auto-Claar (FAC) If FAC (Bit 6) is set, the Flag bit is automatically cleared during an interrupt acknowledge cycle.

VECTOR REGISTERS

Each interrupt input has its own associated vector register. Each ragister is 8 bits wide and supplies a data byte during its interrupt acknowledge cycle if the associated Extarnal/Internal (X/IN) control register bit is clear (zero). This data can be status, identification, or address information depending on system usage. The information is programmed by the system user.

DEVICE RESET

When the MC68153 is reset, the registers are set to a known condition. The control registers are set to all zeros (low). The vector registers are set to \$0F. This value is the MC68000 vector for an uninitialized interrupt vector.



MOTOROLA Semiconductor Products Inc.

FUNCTIONAL DESCRIPTION

SYSTEM DVERVIEW

The MC68153 can be used with meny system buses, however, it is primarily intended for VMEbus, VERSA-bus and MC68000 applications. Figure 5 ehows e system configuration eimiler to VMEbus. In the figure only one system Date Transfer Bus (DTB) master is used. The Priority Interrupt structure provides a means for peripheral slave devices to ask for an interrupt of other processor (DTB master) activity and receive service from the processor. The MC68153 BIM acts as an interface device requesting and responding to interrupt acknowledge cycles for up to 4 independent slaves.

In Figure 5, functional modules are identified as Interrupters and an Interrupt Handler. An Interrupter (such as the MC68153) receives sleve requests for an interrupt end hendles ell interface to the system bus required to ask for and respond to interrupt requests. The Interrupt Handler receives the bus interrupt requests, determines when an interrupt ecknowledge will occur and at which level, and finally either performs the interrupt acknowledge (IACK) cycle or tells the DTB mester to execute the IACK cycle.

The signal lines in the Priority Interrupt structure include (* — indicetes ective low):


1. IRQ1*-IRQ7* — seven prioritized interrupt request lines.

- tACK* signal line that indicates an interrupt ecknowledge cycle ie occurring.
- IACKIN*/IACKDUT* two signals that form pert of a daisy chain that prioritizee interrupters.

In addition Data Transfer Bus control signals are involved in the IACK bus cycle:

- AS* the Addrees Strobe asserted low indicates a valid address ie on the bus.
- DSQ* the lower Data Strobe asserted low indicates a deta transfer will occur on bus bits D00-D07.
- WRITE* the Read/Write is negated Indicating the deta is to be read from the Interrupter.
- A01-A03 Address lines A01-A03 contain the encoded priority level of the IACK cycle.
- 5. D00-D07 Dete bus lines D00-D07 are used to pass the interrupt vector from the responding Interrupter to the Interrupt Hendler.
- DTACK* Dete Transfer Acknowledge asserted low eignels that the Interrupter has put the vector on the data bus.








MOTOROLA Semiconductor Products Inc.

Figure 6 shows a flow diagram of a typical interrupt request and acknowledge operation. Briefly, the sequence of avants is first, an Interrupter makes a request, next the Handler responds with an IACK cycle, then the Interrupter passes a vector to the Handler completing the IACK cycle, and finally the Handler uses the vector to determine additional action. Typically, an interrupt service routine is storad in software and the vector determines where its starting address is stored.

Note the daisy chain operation. If the IACK level (on A01-A03) does not match the Interrupter's request level or if no request is pending, the Interrupter passas the IACKIN* signal on and asserts IACKOUT*. This sequantial action automatically prioritizes Requestars on the same level (first one in line with a request pending gets serviced) and prevents two or more Interrupters from responding simultaneously.

FIGURE 6 — INTERRUPT REDUEST AND ACKNOWLEDGE OPERATION FLOW DIAGRAM



This discussion is a very cursory look at the bus oparetion. For more details including situations with multiple bus masters, the user is directed to the VMEbus Spacification MVMEBS or VERSAbus Specification M68KVBS. Also, the MC68153 can be used with other busas having similar interrupt structures.

BIM BUS INTERFACE

Figure 7 shows a simplified block diagram of the MC68153 interface to VERSAbus or VMEbus. Address Decode and Control Logic are dependent on the application and must be designed to guarantee BIM ac specifications. It is possible in most cases that the decode logic can be shared with the slave devices. Buffers are provided where shown to comply with bus loading and drive specifications. It is also possible that buffers can be shared with the slave bus interface.

READ/WRITE OPERATION


All eight BIM registers can be accessed from the sys-

tam bus in both read and write modes. The BIM has an asynchronous bus interface, primarily designed for MC68000-like buses. The following BIM signals generate read and write cycles: Chip Selact (CS), Read/Write (RW), Address Inputs (A1-A3), Data Bus (D0-D7), and Date Transfer Acknowladge (DTACK). During raad and write cycles the internal registers are aalacted by A1, A2, and A3 in compliance with the Figura 4 Truth Table.

Figure 8 shows the device timing for a read cycla. R/ W and A1-A3 are latched on the falling edge of CS and must meet specified actup and hold times. Chip access time for valid data and DTACK are dependent on the clock frequency as shown in the figure.

Figura 9 shows the device timing for a write cycle. R/ W, A1-A3, and D0-D7 are latched on the felling adge of \overline{CS} and must meat apecified setup and hold times. Chip access time for \overline{DTACK} is dependant on the clock frequency as shown in the figure.

FIGURE 7 — VMEBUS/VERSABUS INTERFACE BLOCK DIAGRAM











FIGURE 9 - WRITE CYCLE



MOTOROLA Semiconductor Products Inc. -

INTERRUPT REQUESTS

The MC68153 accepts device interrupt requests on inputs INT0, INT1, INT2, and INT3. Each input is regulated by Bit 4 (IRE) of the associated control register (CR0 controls INT0, CR1 controls INT1, atc). If IRE (Interrupt Enable) is set and a device input is asserted, an interrupt Raquest open-collector output (IRQ1-IRQ7) is assarted. The asserted IRQX output is aelected by the value programmed in Bits 0, 1, and 2 of the control register (L0, L1, and L2). This 3-bit field determines the Interrupt raquest lavel as set by software.

Two or more interrupt sources can be progremmed to the same request level. The corresponding IRQX output will remain asserted until multiple interrupt acknowledge cycles respond to all requests.

If the interrupt request level is set to zero, the interrupt is disabled because there is no corresponding IRO output.

INTERRUPT ACKNOWLEDGE

The response of an Interrupt Handler to a bus interrupt request is an Interrupt acknowledge cycle. The IACK cycle is initiated in the MC68153 by receiving IACK low. R/W, A1, A2, A3 are latched, and the interrupt level on line A1-A3 is compared with any interrupt requests pending in the chip. Further activity can be one of four cases:

- No further action required This occurs If IACKIN Is not asserted. Asserting IACK only sterts the BIM ectivity, If the deisy chein signal never reaches the MC68153 (IACKIN is not asserted), another Interrupter has responded to the IACK cycle. The cycle will end, the chip IACK Is negated, and no additional action is required.
- 2. Pass on the interrupt acknowledge daisy chain For this case, IACKIN input is asserted by the preceding daisy chain Interrupter, end IACKOUT output is in turn asserted. The deisy chain signel is passed on when no interrupts are pending on a matching level or when any possible interrupts are disabled. The Interrupt Enable (IRE) bit of a control ragister can disable any interrupt requests, and in turn, any possible matches.
- Respond internally For this case, IACKIN is asserted and a match is found. The MC68153 completes the IACK cycle by supplying an interrupt vector from the proper vector register followed by a DTACK signal asserted. IACKOUT is not asserted bacause the interrupt acknowledge cycle is completed by this device.

For the MC68153 to respond in this mode of operation, the EXTERNAL/INTERNAL control register bit (X/IN) must be zero. For each source of interrupt request, the essociated control register determines the BIM response to an IACK cycle, and the X/IN

bit aets this rasponae either internally ($X/\overline{IN} = 0$) or externally ($X/\overline{IN} = 1$).

4. Raspond externally — For the final case, IACKIN is also asserted, a match is found and the associated control register has X/IN bit set to one. The MC68153 does not assert IACKOUT and does assert INTAE low. INTAE signals that the requesting device must complete the IACK cycle (supplying a vector and DTACK) and that the 2-bit code contained on outputs INTAL0 and INTAL1 shows which interrupt source is being acknowledged.

These cases are discussed in more detail in the following peragraphs.

Internal Interrupt Acknowledge

For an internal interrupt acknowledge to occur, the following conditions must be mat:

- One or more davice interrupt inputs (INTO-INT3)
 has been asserted and corresponding control bit
 IRE value is one.
- 2. IACK asserted.
- A match exists between [A3, A2, A1] and the [L2, L1, L0] field of an enabled, raquesting control reglater. If two or more devices are raquesting at the same interrupt level, preference is given to the highest number requester, that is, INT3 has highest priority and INTO has lowest.
- Control register bit X/IN of matching interrupt source must be zero.
- 5. IACKIN asserted.

The internal interrupt acknowledge cycle timing is shown in Figure 10. The 8-bit interrupt acknowledge vector is presented to the data bus and DTACK is asserted. Note also that INTALO and INTAL1 are valid and INTAE is asserted during this cycle although they would normally not be used. The cycle is termineted (data and DTACK released) after IACK is negated.

During the IACK cycle, the INTERRUPT AUTO-CLEAR control bit (IRAC) comes into play. If the IRAC = one for the reaponding interrupt source, the INTERRUPT ENABLE (IRE) bit is automatically cleared during the IACK cycle, thus disabling the associated interrupt input and any IROX output asserted due to this interrupt input. Before another interrupt can be requested from this source, IRE must be set to one by writing to the control register.

Note that IACKOUT is not asserted because this device is responding to the IACK and does not pess the daisy chain signal on. Also, new device interrupt requests occurring on INTO-INT3 efter IACK is asserted are locked out to prevent eny rece conditions on the daisy chain.






FIGURE 10 — INTERRUPT ACKNOWLEDGE CYCLE — INTERNAL VECTOR

External Interrupt Acknowledge

For en external interrupt acknowledge, the same conditions as listed above are met with one exception. Control register blt X/IN of matching interrupt source must be set to one. The timing is shown in Figure 11. For this cycle, the interrupt vector and DTACK must be supplied by an external device. INTAE is asserted indicating that INTAL0 and INTAL1 are valid. The external device can use these signals to enable the vector and DTACK. The cycle is terminated after IACK is negated.

The IRAC control bit acts in the externel interrupt acknowledge the same as described for the internal response (sae above). Also, IACKOUT is not asserted and new device interrupts are disabled for reasons discussed above.

Pass On IACK Dalsy Chain

If the MC68153 has no interrupt request pending et the same level as the interrupt acknowledge, the IACK daisy chain signal is passed on to the next device if IACKIN is asserted. The following conditions are thus met:

- 1. IACK asserted.
- No match exists between [A3, A2, A1] and the [£2, £1, £0] field of en enabled, requesting control register.
- 3. IACKIN is asserted.

IACKOUT is asserted if these conditions are valid. This output drives IACKIN of the next Interrupter on the daisy chain, passing the signal elong. Figure 12 shows the timing for this case. IACKOUT is negated after IACK is negated.



MOTOROLA Semiconductor Products Inc.

FIGURE 11 — INTERRUPT ACKNOWLEDGE CYCLE — EXTERNAL VECTOR





FIGURE 12 -- INTERRUPT ACKNOWLEDGE CYCLE -- TACKOUT



MOTOROLA Semiconductor Products Inc. —

CONTROL REGISTER FLAGS

Each control ragister contains a Flag bit (F) and a Flag Auto-Claar bit (FAC). Both bits can be read or altered via e register write without affecting the interrupt oparation of the devica. The Flag is useful as a status indicator for rasource managament and es a semaphor in multitasking or multiprocessor systems. Flag (F) is located in bit position 7 and can be used with the MC68000 Test and Set (TAS) instruction.

The Flag Auto-Clear (FAC) is used to menipulate the Fleg bit. If the Flag is set to one and the FAC is also one, an interrupt ecknowledge cycle to the essociated interrupt source clears the Flag bit. This feature is useful in detarmining the interrupt status end pessing messages.

RESET

There is no reset input, however, a chip rasat is activeted by asserting both \overline{CS} and \overline{IACK} simultaneously (Figure 13). Thase inputs should be held low for a minimum of two clock cycles for a full raset function. The control registers are reset to ell zaroas and the Vector Registers are set to a value of \$0F. This vector value is the uninitialized vactor for the MC68000. See the MC68000 Users Manual for more deteils on this vactor.

CLOCK

Tha chip clock is required for internal operation to occur. Typical fraquency is 16 MHz in VMEbus and VERSAbus epplications derived from the system clock. Any frequency can be used, however, up to 25 MHz (Figure 14).

FIGURE 13 - RESET





FIGURE 14 — CLOCK WAVEFORM





MOTOROLA Semiconductor Products Inc.

TABLE 1 **AC PERFORMANCE SPECIFICATIONS** $(V_{CC} = 5.0 \text{ V} \pm 5\%, T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C})$


Number	Characteristic	Min	Max	Units	Notes
1	R/W, A1-A3 Valid to CS Low (Setup Time)	10	_	ns	
2	CS Low to R/W, A1-A3 Invalid (Hold Time)	5.0	_	ns	
3	CS Low to CLK High (Setup Time)	15	_	ns	1
	CLK High to Data Out Valid (Delsy)		55	ns	2
4		_	40	ns	2
5	CLK High to OTACK Low (Delay)				
6	OTACK Low to CS High	0		ns ns	••
7	CS High to OTACK High (Delay)	_	35	ns	10
8	CS High to Oata Out Invalid (Hold Time)	0		ns ns	
9	CS High to Data Out High-Impedance (Hold Time)		50	ns	
10	CS High to CS or IACK Low	20	-	ns ns	
11	Oata In Valid to CS Low (Setup Time)	10	-	ns	
	CS Low to Data In Invalid (Hold Time)	5.0	-	ns	
12	DTACK High to Oata Out High-Impedance		25	ns	10
13	DIACK High to Oata Out High Imposance	15	1 1	ns	1
14	IACK Low to CLK High (Setup Time)	10		ns	
15	A1-A3 Valid to IACK Low (Setup Time)	.0			
16	IACK Low to A1-A3 Invalid (Hold Time)	5.0	_	ns	
17	IACKIN Low to CLK High (Setup Time)	15	_	ns	1, 8
18	CLK High to Data Out Valid (Delay)		55	ns	3
19	CLK High to OTACK Low (Delay)	_	40	ns ns	3
20	CLK High to INTAE Low (Delay)	_	40	ns	3
22	DTACK Low to IACKIN High	0	_	ns	8
	OTACK Low to IACK High	0	_	ns	
23		0	_	ns	
24	IACK High to Osta Out Invalid (Hold Time)		50	ns	
25	IACK High to Osta Out High Impedance (Delay)		45	ns	10
26	IACK High to DTACK High (Delay)	_	40	ns-	10
27	IACK High to INTAE High (Delay)	_	35	ns	
28	INTALO, INTAL1 Valid to INTAE Low (Setup Time)	1.0	2.0	CLK Par	
29	INTAE High to INTALO, INTAL1 Invalid (Hold Time)	1.0	2.0	CLK Per	
30	IACK High to IROx High (Delay)	_	50	ns ns	7, 10
31	TACK High to TACK or CS Low	20	_	ns	
32	CLK High to IACKOUT Low (Delay)	_	40	ns	5
_	(ACKIN Low to IACKOUT Low (Delay)		30	ns	4, 8
33	IACKOUT Low to IACKIN, IACK High	0	_	ns	8
34	IACKOUT LOW TO TACKIN, IACK HIGH	_	35	ns	
35	IACK High to IACKOUT High (Delay)	15	-	ns	9
36	IACK and CS both Low to CLK High (Setup Time)	15			
37	CLK High to IACK or CS High (Hold Time)	0		ns CLK Pas	6
38	IACK or CS High to IACK and CS High (Skaw)		1.0	CLK Per	0
39	Clock Rise Time	1 -	10	ns	
40	Clock Fall Time	-	10	ns ns	
41	Clock High Time	20	_	ns	
42	Clock Low Time	20	_	ns	
43	Clock Period	40	_	ns	1

- 1. This specification only applies if the VBIM had completed all operations initiated by the previous bus cycle when CS or IACK was asserted. Following a normal bus cycle, all operations are completed within 2 clock cycles after CS or IACK have been negsted. If IACK or CS is asserted prior to completion of these operations, the new cycle, and hence, DTACK is postponed.
 - If the IACK, IACKIN or CS setup time is violated, DTACK may be esserted as shown, or may be esserted one clock cycle later (i.e. IACK will not be recognized until the next rising edge of the clock).
- 2. Assumes that 3 has been met.
- 3. Assumes that 14 and 17 have both been met.
- Assumes that 14 has been met. (IACKOUT cannot go low prior to IACKIN going low).
- Assumes that 14 has been met and IACKIN has been low for at least the amount of time specified by 33.
- 6. 38 is the minimum skew between the lest moment when both IACK and CS are asserted to when both are negated, to insure that an access cycle is not unintentionally started.
- Assumes no other INTx input is causing RQx to be driven low.
- 8. In non-delay chain systems, IACKIN may be tied low.
- 9. Failure to meet this epec, causes RESET to be ignored for 1 clock period. It is then necessary to keep these signals fow for 3 clock periods instead
- Delay time is specified from Input signal to Open-Collector Output pulled High thru 1.0 kΩ resistor to +6.5 V.



MOTOROLA Semiconductor Products Inc.

OUTLINE DIMENSIONS



TYPICAL THERMAL CHARACTERISTICS

Peckege	6JA (Junction to Ambient) Still Air	Junction Tempereture Still Air @ 70°C Ambient		
L Suffix	40°C/W	147°C		
P Suffix ¹	35°C/W	137°C		

NOTES

- For reliable system operation the maximum allowable junction temperature (Ty) for plastic encapsulated packages has been limited to +140°C.
 Exceeding this limit will accellerate "weer-out" machanisms associated with industry standard assembly methods using thermosonic ball bonds to attach gold (Aµ) bond wire to aluminum (Al) bond pade on the die surface.
- 2. At $T_{\rm J}=140^{\circ}{\rm C}$, time to 0.1% failure due to A μ /Al interconnect = 8.920 Hours.

Motorola reserves the right to make changes without further notice to any products ferein to improve reliability. Function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, herither does it convey any license under its patient lights not the rights of others. Motorola and are registered fredemarks of Motorola, inc. is an Equal Employment Opportunity Africalities Action Employee.



MOTOROLA Semiconductor Products Inc.

BOX 20912 . PHOENIX, ARIZONA 85036 . A SUBSIDIARY OF MOTOROLA INC

No. 1 PROVIDE SEAL AND ADDRESS OF THE COMMENTS OF THE COMMENTS

#D1+105

Signetics

SCB68430 **Direct Memory Access** Interface (DMAI)

Preliminary Specification

Microprocessor Products

DESCRIPTION

The SCB68430 Direct Memory Access Interface (DMAI) is a single channel interface circuit which is intended to complement the performance and architectural capabilities of the SCN68000 microprocessor. The DMAI functions by transferring a series of operands (data) between memory and a device: operand sizes may be byte, word, or long word. A block is a sequence of operands: the number of operands in the block is determined by a transfer count stored within the DMA!, The SCB68430 can be programmed to utilize single cycle (cycle stealing) or burst data transfers,


The DMAI provides two interfaces. The microprocessor interface is fully compatible with the SCN68000 microprocessor. The device interface includes lines for requesting, acknowledging, controlling, and timing the data transfers. The DMAI is a single-channel subset of the other 68000 family DMA controllers (68440 and 68450). It is software compatible with these devices and provides similar interfacing signals to both the system bus and the device.


The SCB68430 is constructed using Signetics ISL bipolar technology.

FEATURES

- Bus compatible with SCN68000 microprocessor
- Software compatible with other 68K family DMA controllers
- Single address transfers
- Cycle steal and burst mode operation
- Bus arbitration dalsy chain
- Automatic rerun on bus error
- Supports 32-bit transfers for VME
- Supports SCN68000 vectored Interrupts
- 24-bit address counter
- 16-bit transfer counter
- Maximum transfer rate of 5 Mbytes per second
- Signetics ISL bipolar technology

PIN CONFIGURATION






SCB68430

ORDERING CODE

PACKAGES	$V_{CC} = 5V \pm 5\%$, $T_A = 0^{\circ}C$ to 70°C				
	10MHz	12.5MHz			
Ceramic DIP	SCB68430CAI48	SCB68430CCI48			
Plastic DIP	SCB68430CAN48	SCB68430CCN48			
Plastic LCC	SCB68430CAA52	SCB68430CCA52			

BLOCK DIAGRAM



PIN DESCRIPTION

MNEMONIC	PIN ND.	TYPE	DESCRIPTION
A1 – A7	48 – 42	1/0	Address Lines: Active high, three-state. In the MPU mode, these low order eddress lines specify which internal register of the DMAI is being accessed. In DMA mode, A1 – A7 are outputs which provide the low order address bits of the location being accessed. Three-stated in IDLE Mode.
A8 - A23/ D0 - D15	41 - 37 35 - 25	1/0	Address/Data Linea: Active high, three-state. These lines are time multiplexed for data and address leads. The lines OWNN, RWN, CSN, and DBENN are used to control the demultiplexing of the address end data using external circuitry. In MPU mode, the bidirectional deta lines (D0 – D15) are used to transfer data between the MPU and the DMAI. In the DMA mode, A8 – A23 provide the high order address bits of the location being accessed. Three-stated in IDLE mode.
ASN	5	1/0	Addrass Strobe: Active low, three-state. In MPU and IDLE modes, ASN is an input which indicates that the current bus master has pleced a valid address on the bus. It is monitored by the DMAI during bus arbitration to ascertain that the previous bus master has completed the current bus cycle. In DMA mode, it is an output indicating that the DMAI has placed a valid address on the bus.
UDSN	8	1/0	Upper Data Stobe: Active low, three-state, In MPU and IDLE modes, UDSN is an input which indicates that the upper data byte of the appressed word is being addressed. In DMA mode, it is an output with the same meaning.
LDSN	6	1/0	Lower Data Stroba: Active low, three-state. In MPU and IDLE modes, LDSN is an input which indicates that the lower data byte of the addressed word is being addressed. In DMA mode, it is an output with the same meaning.
R/WN	9	1/0	Raad/Write: Active high for read, low for write, three-state. In MPU mode, R/WN is an input which controls the direction of data flow through the DMAI's input/output data bus interface and, if required, through an external data bus buffer, R/WN high causes the DMAI to place the data from the addressed register on the data bus, while R/WN low causes the DMAI to accept data from the data bus. In DMA mode, R/WN is an output to memory and I/O controllers indicating the type of bus cycle. It is held three-stated during IDLE mode.
CSN	4		Chip Select: Active low. When low, places the DMAI into the MPU mode. This input signal is used to select the DMAI for programmed data transfers. These transfers take place over D0 - D15 as controlled by the R/WN end A1 - A7 inputs. The DMAI is deselected when CSN is high. CSN is ignored during DMA mode.
DTACKN	3	1/0	Data Transfar Acknowledge: Active low, three-state. In MPU mode, DTACKN is asserted on a write cycle to indicate that the data on the bus has been tatched, and on a read cycle or Interrupt acknowledge cycle to indicate that valid data is present on the bus. The signal is negeted (driven high) when completion of the cycle is indicated by negation of the CSN or IACKN input, and returns to the inactive third state a short time after it is negated. In DMA Mode, DTACKN is an input monitored by the DMAI to determine when the addressed device (memory) has tetched the data (write cycle) or put valid data on the bus (read cycle).
RESETN	24	1	Master Reset: Active low. Assertion of this pin clears internal control registers (See table 1), initializes the interrupt vector register to H'0F', and sets the status register to the default value B'0000 000X', where X is the state of RDYN. All bidirectional I/O lines are three-stated end the DMAI is placed in the IDLE mode.
CLK	17	1	Clock: Active high. Usually the system clock, but may be any clock meeting the electrical specifications. Used by the DMAI to synchronize device functions and external control lines, end may not be gated off all any time
IRON	7	0	Interrupt Request: Active low, open collector. This output is asserted, if interrupts are enabled, upon end of transfer, on occurrence of a bus error, and on receipt of an abort from the MPU. The CPU can read the status register to determine the interrupting condition(s), or can respond with an interrupt acknowledge cycle to cause the DMAI to output an interrupt vector on the data bus.
IACKN	10		Interrupt Acknowledge: Active low. When asserted, indicates that the current cycle is an interrupt acknowledge cycle. The DMAI normally responds by placing the contents of the interrupt vector register of the data bus and asserting DTACKN, IACKN is not serviced if the DMAI has not generated an interrupt request.
BRN	16	0	Bus Request: Active low, open collector, BRN is asserted by the DMAI to request ownership of the bus after a DMA request is sensed on the REQN input from the I/O device. It is negated when the bus has bee granted (BGN tow) and BGACKN has been asserted, or, in burst DMA request mode, if the I/O device negates its request at least one clock cycle before BGACKN is asserted.
BGN	11	1	Bus Grant: Active low, BGN indicates to the DMAI that it is to be the next bus mester. This signal is originated by the MPU and propagated via a daisy chain or other prioritization mechanism. After BGN is asserted, the DMAI waits until DTACKN, ASN, and BGACKN have become inactive before assuming ownership of the build by asserting BGACKN.

SCB68430

PIN DESCRIPTION (Continued)

MNEMDNIC	PIN ND.	TYPE	DESCRIPTION
BGOUTN	14	0	Bus Grant Output: Active low. Daisy chain output which is asserted by the DMAI when BGN is asserted and the DMAI does not have a bus request pending.
BGACKN	15	1/0	Bus Grant Acknowledge: Active low, three state. As an input, BGACKN is monitored by the DMAI during the bus arbitration cycle to determine when it can assume ownership of the bus (BGACKN negated). In DMA mode, it is asserted by the DMAI to indicate that it is the bus master. Three-stated in MPU and IDLE modes.
RERUNN	23	l	Rerun: Active low. This input is asserted by external error detect logic to indicate a bus error. In DMA mode, the DMAI stops operation and three-states the data, address, and control lines, except BGACKN. It remains halled until RERUNN becomes inactive, and then re-tries the last bus cycle. If RERUNN is asserted again, the DMAI sets the ERR bit in the status register, stops DMA operation, releases the bus, and interrupts the CPU, it interrupts are enabled, responding with a special interrupt vector when IACKN is asserted. Not monitored in MPU and IDLE modes.
REON	22	1	DMA Request; Active low. This input from the 1/O device requests service from the DMAI and causes the DMAI to request control of the bus. In burst mode, the input is level sensitive, and the DMAI releases the bus after REON is negated and the current DMA cycle is completed. In cycle steal mode, the REON input is negative edge triggered. A negative going edge must occur at least one clock cycle before DTCN is assorted to accomplish continuous trensfer cycles but not earlier than beginning of master cycle.
ACKN	20	0	DMA Request Acknowledge: Active low. ACKN is esserted by the DMAI to indicate that it has gained the bus and the requested bus cycle is now beginning. It is asserted at the beginning of every bus cycle after ASN has been asserted, and is negated at the end of every bus cycle.
RDYN	19	1	Device Ready: Active low. RDYN is essented by the requesting device to indicate to the DMAI that valid deta has either been stored or put on the bus. It negated, it indicates that the data has not been stored or presented, causing the DMAI to enter wait states. RDYN can be held low continuously if the device is lest enough so that wait states are not required.
DTCN	21	0	Device Transfer Complete: Active low. In DMA mode, DTCN is asserted by the DMAI to indicate to the device that the requested data transfer is complete. On a write to memory operation, it indicates that the data provided by the device has been successfully stored. On a read from memory operation, it indicates to the device that the data from memory is present on the data bus and should be latched.
DONEN	18	1/0	Done: Active low, open collector. As an output, DONEN is asserted by the DMAI concurrent with the ACKN output to indicate to the device that the transfer count is exhausted end that the DMAI's operation is completed as a result of that transfer. As an input, if asserted by the device before the transfer count became zero, it causes the DMAI to abort service and generate an interrupt request, if interrupts are enabled.
OWNN	2	0	Own: Active low, open collector. This output is asserted by DMAI during the DMA mode to indicate bus mastership. If cen be used to enable external address/date and control butters, Inective in MPU and IDLE modes.
DBENN	3	0	Data Bua Enable: Active low, open collector. Asserted by the DMAI when CSN is asserted or when IACKN is asserted end the DMAI has an interrupt request pending. Can be used to enable bidirectional data buffers for D0 – D15. Inactive in IDLE end DMA mode.
Vcc	12	1	Power Supply: +5 volt power inpul.
VBB	13		Power Supply: +1.5 volt power input.
V _{SS}	36	1	Ground: Signal and power ground input.

PIN DESCRIPTION

The Pin Description table describes the function of each of the pins of the DMAI. Signal names ending in 'N' are active low. All other signals ere active high. In the descriptions, 'MPU mode' refers to the state when the DMAI is chip selected. The term 'DMA mode' refers to the state when the DMAI assumes ownership of the bus. The DMAI is in the 'IDLE mode' at all other times.

In this data sheet signals are discussed using the terms 'active' and 'inactive' or 'asserted' and 'negaled' independent of whether the signal is active in the high (logic one) state or the low (logic zero) state. Refer to the individual pin descriptions for the definition of the active level of each signal.

REGISTERS AND COUNTERS

Register Map

The internal eccessible register organization of the DMAI is shown in table 1. The following rules apply to ell registers:

- A read from a reserved locelion in the map results in a read from the 'null
- register'. The null register returns elliones for data and results in a normal bus cycle. A write to one of these locations results in a normal bus cycle but no write occurs. Unused bits of a defined register ere reed.
- Unused bits of a defined register ere reed as indicated in the register descriptions.
- All registers are addressable es 8-bit quantities. To facilitate operation with the 68K MOVEP instruction, addresses ere ordered such that certain sets of registers may also be accessed as words or long words.

The operation of the DMAI is programmed by writing control words into the appropriate registers. Operational feedback is provided via status registers which can be read by the CPU. The contents of certain control and status registers are initialized on RESET.

To provide compatibility with the other 68K tamily OMA controllers, control and status

bits are mapped in bit positions equivalent to where they are located in the register map of the other devices. Bits which are used in the other devices but not in the DMAI are assigned detault values. If upward compatibility to the other controllers is required, the programmer should use these delault values when writing the control words to the regis-

ters, elthough they have no effect in the OMAI. When a register is read, the default value is returned regardless of the value used when the register is programmed. The default value is indicated by '(x)' in unused bit positions in the register formats, which are illustrated in table 2.

Table 1. DMAI ADDRESS MAP

ADDRESS BITS ^{1,2} 7 6 5 4 3 2 1 0	ACRONYM	REGISTER NAME	MOOE	AFFECTED BY RESET
0000000	CSR	Channel Status Register	R/W ³	Yes
00000001	CER	Channel Error Register	R	Yes
d d 0 0 0 0 1 0		Reserved		
d d 0 0 0 0 1 1		Reserved		•
dd000100	OCR	Device Control Register	R/W	Yes
d d 0 0 0 1 0 1	OCR	Operation Control Register	R/W	Yes
d d 0 0 0 1 1 0	SCR	Sequence Control Register	R/W ⁴	No
d d 0 0 0 1 1 1	CCR	Channel Control Register	R/W	Yes
d d 0 0 1 0 0 0		Reserved		
d d 0 0 1 0 0 1		Reserved		
d d 0 0 1 0 1 0	MTCH	Memory Transfer Counter High	R/W	No
d d 0 0 1 0 1 1	MTCL	Memory Transler Counter Low	R/W	No
d d 0 0 1 1 0 0	MACH	Memory Address Counter High	R/W⁴	No
dd001101	MACMH	Memory Address Counter Middle High	R/W	No
dd001110	MACML	Memory Address Counter Middle Low	A/W	No
dd001111	MACL	Memory Address Counter Low	A/W	No
00010000		Reserved		
dd1000dd		Reserved		
dd100100		Reserved		
0 0 1 0 0 1 0 1	IVR	Interrupt Vector Register - Normal	R/W	Yes
dd100110		Reserved		
dd100111	IVR	Interrupt Vector Register - Error	R/W	Yes
dd1010dd		Reserved		
d d 1 0 1 1 0 0		Reserved		
dd101101	CPR	Channel Priority Register	R/W ⁴	No
dd101110		Reserved		
dd101111		Reserved		
8 8 1 1 8 8 8 8		Reserved		

NOTES:

DCR

- 1. A0 = 0 for UDSN asserted, A0 = 1 for LDSN asserted.
- 2. 'd' designates don't care.
- 3. A write to this register may perform a status resetting operation
- 4. This register is a dummy register present only to provide compatibility with other 68K family DMA controllers. A write to this register has no effect on the DMAt.

Table 2, REGISTER BIT FORMATS

DEVICE CONTAOL REGISTER

BtT15	BIT14	BIT 13	B1T12	BiT 11	BtT10	BIT09	BIT08
EXTERNAL AEQUEST MODE	NOT USEO	NDT USED	NOT USED	NOT USED	NDT USED	NOT USED	NOT USED
0 = BURST 1 = CYCLE STEAL	, , ,						

*Should be programmed as '0' for SiZE (OCR[5:4]) = 00 and as '1' otherwise. When read, the value of this bit is OCR[5], .OR.OCR[4].

SCB68430

OPERATION		GISTER (OCR)						
	BIT07	ВІТОб	BIT05	BIT04	BIT03	BIT02	BIT01	BIT00
	OIRECTION		OPERA	ND SIZE				
OCR	0 = MEM TO DEV 1 = DEV TO MEM	NOT USED (0)	10 = LON	E RD (16 BIT) IG WORD* RD (32-BIT)*	NOT USED	NOT USED	NOT USED	NOT USED

^{*}Long word and 32-bit word modes are not supported by 68440. 32-bit word mode is not supported by 68450.

	BIT15	BIT14	BIT13	BIT 12	BIT11	BIT10	BIT09	BITOS
SCR	NOT USED	NOT USED (0)	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED
CHANNEL	CONTROL REGI	STER (CCR)						
	BIT07	BIT06	BIT05	BIT 04	BIT03	BIT02	BtT01	BIT00
	START			SOFTWARE ABORT	INTERRUPT ENABLE			
CCR	0 = NO 1 = YES	NOT USED (0)	NOT USED (0)	0 = NO 1 = YES	0 = NO 1 = YES	NOT USED	NOT USED	NOT USED
CHANNEL	STATUS REGIST	FR (CSB)						
	BIT15	BIT14	BIT13	BIT 12	BIT 11	BIT10	BIT09	ВІТОВ
CSR	CHANNEL OPERATION COMPLETE		NORMAL DEVICE TERMINATE	ERROR	CHANNEL ACTIVE			READY INPUT STATE
	0 = NO 1 = YES	NOT USED (0)	0 = NO 1 = YES	0 = NO 1 = YES	0 = NO 1 = YES	NOT USED	NOT USED (0)	0 = LOW 1 = HIGH
CHANNEL	ERROR REGISTI	ED (CED)						
CHANNEL	BIT07	BIT06	BIT05	BIT04	BIT03	BIT02	BIT01	BITOO
						ERROR CODE		
CER	NOT USED	NOT USED (0)	NOT USED		01001	= NO ERROR = BUS ERROR = SOFTWARE		
CHANNEL	PRIORITY REGIS	STER (CPR) BIT06	B1T05	BIT04	BIT03	BIT02	BIT01	BITOO
CPR	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED	NOT USED

Device Control Register (DCR)

[15] External Request Mode

This bit selects whether the DMAI operates in burst or cycle steal mode.

Burst mode. This mode allows a device to request the transfer of multiple operands using consecutive bus cycles. In this mode the request (REON) line is an active low input which is asserted by the device to request an operand transfer. The DMAI services the request by arbitrating for the bus, obtaining the bus, and notillying the peripheral by asserting the acknowledge (ACKN) output. If the request line is active when the DMAI asserts ACKN, and remains active at least until the DMAI asserts device transfer complete (DTCN), the DMAI recognizes a valid request for another operand, which will be transferred during the next bus cycle. If the request line is negated be-

fore the DMAI asserts DTCN, the DMAI relinquishes the bus and waits for the next request, but the current transfer will be completed.

Cycle steal mode. In this mode, the device requests an operand transfer by generating a falling edge on the request (REQN) line. The DMAI services the request by arbitrating for the bus, obtaining the bus, and notifying the peripheral by asserting the acknowledge (ACKN)

SCB68430

output. The request line must be in the inective state for at least one clock cycle before a request is made. After e request has been asserted, it must remain et the assertion level for al least one clock cycle. If another request is received before the first operend part of a former request is acknowledged, the second request is not recognized. Normally, the DMAI will relinquish the bus atter servicing a valid request. However, if the device generates a new request before the DMAI asserts DTCN for the fast operand part, the DMAI will relain ownership of the bus and that request will be serviced before the bus is relinquished.

Operation Control Register (OCR)

[7] Direction

- 0 Transfer is from momory to device.
- 1 Transler is from device to memory.

[5:4] Operand Size

The programming of these bits determine whether UDSN, LDSN, or both are generated during the fransfer cycle and the increment by which the membry address counter (MAC) is changed in each transfer cycle.

- OD Byte. The operand size is 8 bits. The MAC is incremented by one after each operand transfer. If the LSB of the MAC is a "0", UDSN is asserted during the transfer, If the LSB of a MAC is e "1", LDSN is asserted during the transfer counter decrements by one betore each byte is transferred.
- 01 Word. The operand size is 16 bits. The MAC is incremented by liwb after each operand transfer. The value of the LSB of the MAC is ignored and both UDSN and LDSN are asserted during the transfer. The transfer counter decrements by one before each word is transferred.
- 10 Long word. The operand size is 32 bits. The operand is transferred as two 16-bit words. The MAC is incremented by two after each 16-bit word is transferred. The value of the LSB of the MAC is ignored and both UDSN and LDSN are esserted during the transfer. The transfer counter decrements by one before the entire long word is transferred. Note that this mode is not implemented in the 68440.
- 11 Double word. The operand size is 32 bits. The operand is transferred as a single 32-bit word. The MAC is incremented by four efter each operand transfer. The vetue of the two LSBs of the MAC is ignored (the A1 output will always be a zero in this mode) end both UDSN end LDSN are asserted during the transfer. The transfer counter decrements by one before the double word is transferred. Note that this mode is not implemented

in the 68440 or 68450; it is included in the DMAI to support VME bus operations.

Sequence Control Register (SCR)

This register serves no function in the DMAI. It is included only to provide compatibility with the programming for the 68440 and 68450 DMA controllers.

Channel Control Register (CCR)

[7] Start Operation

- 0 No start pending.
- Start operation. The start bit is set to initiate operation of the DMAI. The memory address counter and the memory transfer counter should have been previously initialized, and all bits of the channel status register (CSR) should have previously been reset. The DMAI initiates operation by clearing any pending requests, clearing the start bit, and setting the channel active bit in the CSR. The DMAI is then ready to receive requests for an operation. The channel cannot be started if any of the internal status bits in the CSR (CSR[15:11]) have not been cleared.

A pending stert cannot be reset by a write to the register. START can be cleared only by the DMAI when it starts operation or by setting the software about bit (CCR[4]).

[4] Software Abort

- 0 Do not abort.
- Abort operation. Setting this bit terminates the current operation of the DMAI and places it in the IDLE state. The channel operation complete and error bits in the CSR are set, the channel active bit in the CSR is reset, and an ABORT ERROR condition is signated in the CER. Setting this bit causes a pending start to be reset.

[3] Interrupt Enable

- 0 interrupts not enabled.
- 1 Enable interrupts. An interrupt request is generated if the channel operation complete bit in the CSR is set. When the tACKN input is asserted, the DMAI returns the normal interrupt vector if the error bit in the CSR is not set, or the error interrupt vector it error is set.

Channel Status Register (CSR)

A read of this register provides the status of the DMA!. The COC, NDT, and ERR bits can be cleared by writing a '1' to the bit positions of the register which are to be cleared. Those bit positions which are written with a '0' remain unaffected.

[15] Channel Operation Complete

This bit is set following the termination, whether successful or not, of any DMAt

operation and indicates that the DMA transfer has completed. This bit must be cleared to start another channel operation.

[13] Normal Device Termination

This bil is sel when the device lerminates the DMAI operation by asserting the DONEN line while the device was being acknowledged. This bit must be cleared to start another channel operation.

[12] Error

This bil is used to report that the DMAI's operation was terminated due to the occurrence of an error. The condition which caused the error can be determined by reading the chennel error register (CER). This bil must be cleared to start another channel operation. When this bil is cleared, the CER is also cleared.

[11] Channel Active

This bit is set aller the chennel has been started and remains sel until the chennel operation terminates. It is then automatically cleared by the DMAI. The bit is unaffected by the write operations.

[8] Ready Input State

This bit reflects the state of the RDYN input at the time the CSR is reed. The bil is a '0' it RDYN is low and a '1' if RDYN is high. This bit is unaffected by write or resel operations.

Channel Error Register (CER)

[4:0] Error Code

This field indicates the source of error when en error is indicated in CER[12]. The contents of this register are cleared when CER[12] is cleared.

00000 No error

- 01001 Bus error. A bus error occurred during the last bus cycle generated by the DMAI. See rerun description in OPER-ATION section.
- 10001 Software abort. The channel operation was terminated by a software abort command. See CCR[4].

Channel Priority Register (CPR)

This register serves no function in the DMAI. It is included only to provide compalibility with the programming for the other 68K family DMA controllers.

Memory Address Counter (MACH, MACMH, MACML, MACL)

The 32-bit memory address counter is used to program the memory focation where the first operand to be transferred is located or is to be transferred to, depending on the direction of transfer. The counter must be initialized prior to beginning the transfer of a block of data and then increments automatically depending on the operand length, as de-

SCB68430

scribad in the Operation Control Register description.

Only the least significant 24 bits of the counter (MACMH, MACML, and MACL) are implemented in the DMAI. The most significant byte of the counter, MACH, is provided only to allow compatibility with programming of the 68440 and 68450. Writing to MACH has no effect on the DMAI operation. Reading MACH atways raturns H'00".

Memory Transfer Counter (MTCH, MTCL)

The 16-bif mamory transfer counter programs the number of operands to be transferred by the DMAI. The counter must be initialized prior to beginning the transfer of a block of data and than decraments once per operand transfer (regardless of operand size) until it reaches the ferminal value of zero. Channel operation then terminates and the COC bit in the CSR will be asserted.

Interrupt Vector Register (IVR)

The IVR contains the value to be placed on the data bus upon receipt of an interrupt acknowledge from the MPU. Only the saven most significant bits of the programmed value are used by the DMAI. The output vector from the DMAI contains a zero in the least significant bit position if a normal termination occurred (arror bit not sat) and contains a one in the least significant bit position if termination was due to an error (error bit set).

The contents of this register are initialized to H'0F' by a reset. The value returned will be H'0F', ragardtess of the arror state, until the ragistar is programmed by the MPU.

To provide compatibility with the other 68K family DMA controllers, the IVR has two addresses (see table 1). If program compatibility is required, the value written at the normal IVR address should have a zero as its LSB, and the value written at the error IVR address should be the same but with the LSB equal to one.

DPERATION

A DMAI operation proceeds in three principal phases. During the initialization phase, the MPU configures the channel control registers, loads the initial memory address and transfer count, and starts tha channel. During the transfer phasa, the DMAI accepts requests for transfars from the device, arbitratas for and acquires ownership of the bus, and provides for addressing and bus controls for the transfers. The termination phase occurs affer the operation is complete, when the DMAI reports the status of the operation.

Operation Initiation

After having programmed the control registers, the memory address counter, and the memory transfer counter, the MPU sets tha start bit (CCR[7]). The DMAI initiates the operation by clearing any pending requests, clearing the start bit, and setting the channel activa bit in the CSR. The DMAI is then ready to receive valid requests for an operation.

The channel cannot be started if any of the internat status bits in the CSR (CSR[15:11]) have not been cleared. An error is not signated if this condition occurs. The only indication of this state is that the start bit remains set in the CCR. A pending start cannot be reset by a write to the register. START can be cleared only by the DMAI when it starts operation or by setting the software abort bit (CCR[4]).

Device/DMAI Communication

Communication between the peripharal device and the DMAt is accommodated by five signal lines:

Request (REQN)

The device makes a request for service by asserting the request line. The DMAI can operate in either the burst raquast mode or the cycle stealing raquest mode, as programmed by the external request mode bit (DCR[15]).

The burst mode allows a device to request the transfer of multiple operands using consecutive bus cycles. In this mode the request fine is an active low input. The DMAt services the request by arbitrating for the bus, obtaining the bus, and notifying the peripheral by asserting the acknowledge (ACKN) output. If the request line is active when the DMAI asserts ACKN, and remains active at least until the DMAI asserts device transfer complate (DTCN), the DMAt recognizes a valid requast for another operand, which will be transferred during the next bus cycla. If the request line is negated before the DMAI asserts DTCN, the DMAI relinquishes the bus and waits for the next request. For long word transfars (2 x 16), the request must be asserted at least until the acknowledge for the second part of the operand has been asserted.

In the cycle steat mode, the device requests an operand transfer by generating a falling edge on the request line. The DMAt services the request by arbitrating for the bus, obtaining the bus, and notifying the peripheral by asserting the acknowledge (ACKN) output. The request line must be in the inactive state for at least one clock cycle before a request is made. After a request has been asserted, it must remain at the assertion level for at least one clock cycle. If another request is received before the first operand part of a former request is acknowledged, the second request is not recognized. Normally, the DMAI will ratinquish the bus after servicing a valid request. However, if the device generates a

new request before the DMAI asserts DTCN for the last operand part, the DMAI will retain ownership of the bus and that raquest will be serviced before the bus is relinquished.

Acknowledge (ACKN)

The DMAI asserts the acknowledge lina, which implicitly addresses the device making the request, during transfers to and from the device. The line may be used to controt buffering circuits between the data bus and the MPU bus.

Dunng burst mode, REQN must not be disasserted for less than one CLK period plus four RC time constants, where R is the value of the rasistor used for the pullup on BRN and C has a typical value of 20pF.

Ready (RDYN)

Ready is an active tow input which is asserted by the requesting device to indicate to the DMAI that valid data has either been stored or put on the bus. If negated, it indicates that the data has not been stored or presented, causing the DMAI to enter wait states until RDYN is asserted. RDYN can be hald low continuously if the device is fast enough so that wait states are not required. The currant state of the ready input is reflected in CSR[8].

Done (DONEN)

Done is a bidirectional active low signal. As an output, it is asserted and negated by the DMAI concurrent with the ACKN output of the last operand part to indicate to the device that the mamory transfar count is exhausted and that the DMAI's operation is completed as a result of that transfer.

The DMAI also menitors the stata of tha lina while acknowledging a davice. If the devica asserts DONEN, the DMAI will terminate operation after the transfer of the current operand. In this case the DMAI clears the channel active bit and sets the channel operation complate and normal devica termination bits in the CSR. If both the DMAI and the devica assert DONEN, the device termination is not recognized, but the operation does terminate.

Device Transfer Complete (DTCN)

DTCN is an active low output which is asserted by the DMAt to indicate to the device that the requested data transfer is complete. On a write to memory operation, it indicates that the data provided by the device has been succassfully stored. On a read from mamory operation, it indicates to the davica that the data from memory is present on the data bus and should be latched. DTCN is not asserted if assartion of the RERUNN input terminates the bus cycle.

Bus Arbitration

Upon recaiving a valid request for a transfer from the device, tha DMAI will arbitrate for and obtain ownership of the system bus.

January 1986

The DMAI indicates that it wishes to become the bus master by asserting its bus request (BRN) output. This is a wire ORed signal that indicates to the MPU that some external device requires control of the bus. The procassor is effectively at a lower priority level than axternal devices and will relinquish the bus after it has completed the last bus cycle it has started. The processor puts the bus up for axternal arbitration by asserting its bus grant (BGN) output. This signal may be routed through a daisy chain (such as provided by tha DMAI) or through some other priorityancoded network. When the DMAI making the bus request receives the bus grant (indicated by its BGN input being asserted), it is to be the next bus master. It waits until address strobe (ASN), data transfer acknowledge (DTACKN) and bus grant acknowledge (BGACKN) become inactive and then assumes ownership of the bus by asserting its own BGACKN output. The DMAI then negates the BRN output and proceeds with the date transfer phase. After this phase is completed, the DMAI relinquishes bus ownership by negating the BGACKN output.

in burst DMA mode, detection of an active low raquest input after the DMAI operation has been started will begin the bus erbitration cycle. However, if the device negates its request at least one clock cycle before the DMAI asserts BGACKN, the DMAI will negate its bus request end will not assume ownership of the bus.

Data Transfers

The actual transfer of data between the memory and the device occurs during the data transfer phase. All transfers occur during a single cycle except in the case of long word operands, in which case two cycles ere used to transfer the operand as two 16-bit words. The transfers take place using a 'single addrass' profocol; the DMAI addresses the memory via the bus address lines, while the device is implicitly addressed via the acknowledge output.

When a request is generated using the request method programmed in the control ragister, the DMAI obtains the bus and asserts ecknowledge to notify the device theta transfer is to take place. The DMAI asserts all \$68000 bus control signals needed for the transfer and holds them until the device responds with ready. The bus cycle then terminales normally. Ready may be tied low (asserted) if the device is fast enough.

When the transfer is from memory to the device, data is valid when DTACKN is asserted by the memory end remains valid until the data strobe(s) are negated. The assertion of DTCN from the DMAI can be used to latch the data, as the data strobes are not removed

until one-half clock after the assertion of DTCN.

When the transfer is from device to memory, the data must be valid on the bus before the DMAI asserts the data strobe(s). The device indicates valid data by asserting ready. The DMAI then asserts the strobes and holds them asserted unlit the memory accepts the data, indicated by the assertion of DTACKN. The DMAI then asserts DTCN and negates the data strobes.

Flow charts for these operations are shown in figures 1 and 2. Refer to the timing section for the equivalent timing diagrams.

Operation Termination

Termination of the block transfer occurs under the conditions detailed below.

Terminal Count

As part of each fransfer of an operand, the DMAI decrements the mamory transfer counter. If this counter is decremented to zero, the operand is the tast operand of the block. The DMAI operation is complete and it notifies the device of compfetion by assarting the DONEN output during the tast operand transfer cycle. When the transfer has been completed, the channel active bit in the CSR is cleered and the COC bit is set, unless an error occurs.

Device Termination

The DMAI monitors the state of the DONEN line white acknowledging a device transfer request. If the device asserts DONEN, the DMAI will terminate operation after the transfer of the currant operand. When the transfer has been completed, the DMAI clears the channet active bit and sets the COC end normal device termination bits in the CSR, the both the DMAI and the device assert DONEN, the device termination is not recognized, but the operation does terminate.

Sottware Abort

The software abort bit (CCR[4]) allows the MPU to abort the current operation of the DMAI. The COC and error bits in the CSR ere set, the channel active bit in the CSR is cleared, and an abort arror condition is signaled in the CER.

Rerun Error

The DMAI provides a rerun input (RERUNN) to indicate a bus exception condition. RERUNN must arrive prior to or in coincidence with DTACKN in order to be recognized, and the DMAI venties that the line has been stable for two clock cycles before acting on it. The occurrence of e rerun during a DMAI bus cycle lorces it to terminate the bus cycle in an orderly manner.

When the assertion of rerun is verified, the DMAI stops operation and three-states the data, address, and control fines, except

BGACKN, so that it retains ownership of the bus. It remains halted until rerun becomes inactive, and then re-tries the last bus cycle. If rerun is assened again, the DMAI slops DMA operation, releases the bus, sets the error end COC bits in the CSR, clears the active bil in the CSR, and sets the error code in the CER to indicate a bus error.

While stopped due to assertion of rerun, the DMAI does not generate any bus cycles end will not honor eny requests until it is removed. However, the DMAI still recognizes requests.

Error Racovery Procedure

If an error occurs during a DMA transfer such that the DMA1 stops the DMA operation, information is available to the operating system tor an error recovery routine.

The information available to the operating system consists of the memory address counter, the memory transfer counter, and the control, status, and error registers. The DMAI decrements the memory transfer counter before ettempfing a DMA operation, so the register will contain the count minus one of the attempted transfer. The memory address counter will contain the address at which the DMA operation was allempted.

Reset

The reset input (RESETN) provides a means of resetting and initializing the DMAI from an external source. If the DMAI is a bus master when reset is received, the DMAI relinquishes the bus. Reset clears the control and error registers, sets all bits of the status register except CSR[8] to zero, and initializes the interrupt vector register to H'0'F.

Interrupts


The interrupt enable bil (CCR[3]) determines whether the DMAI generates interrupt requests. When the bit is set, an interrupt request is generated if the channel operation complete bit in the CSR is set. When the IACKN input is asserted, end the DMAI has an interrupt request pending, the DMAI returns an interrupt vector on the data bus.

The interrupt vector issued is the confents of the IVR. Only the seven most significant bits of the progremmed value are used by the DMAI. The vector from the DMAI contains a zero in the LSB position if a normal termination occurred (error bit not set) and contains a one in the LSB position if termination was due to an error (error bit set)

The contents of this register are initialized to H'OF' by a reset. The value returned will be H'OF', ragardless of the error state, until the register is programmed by the MPU.

To provide compatibility with the other 68K family DMA controllers, the IVR has two addresses (see table 1). If program compatibility is required, the value written at the

SCB68430



SCB68430

normal IVR address should have a zero as its LSB, and the value written at the error IVR address should be the same but with the LSB equal to one.


APPLICATIONS


Figure 3 illustrates a typical interconnection of the DMAI in a 68000 based system.

DESIGN NOTE

When clearing the error bit in CSR (bit 12) after a DMAI abort due to a double RERUNN, ACKN and DTCN will both go low concurrent with CSN and DTACKN for one CLK cycle.

To prevent the possibility that the device may misinterpret these signals, it is suggested that these signals be ANDed with CSN (see figure below).





SCB68430

ABSOLUTE MAXIMUM RATINGS1

PARAMETER	RATING	דואט
Supply voltages V _{CC} and V _{BB}	-0.5 to +7.0	V
Input voltage	-0.5 to +5.5	l v
Operating temperature range ²	0 to +70	l °c
Slorage temperature	-65 to +150	*C

DC ELECTRICAL CHARACTERISTICS VCC = 5.0V ±5%, Vaa = Figure 4, TA = 0°C to +70°C3.4.7

	PARAMETER	TEST CONDITIONS	LIM	UTS		
	7.37.37.51.57	TEST CONDITIONS	Min	Max	UNIT	
V _{IL} V _{IH}	Input low voltage Input high voltage		2.0	0.8	V V	
V _{OL} V _{OH}	Output low voltage Output high voltage, all outputs except open collector outputs ⁵	I _{DUT} = 5,3mA I _{OUT} = -400μA	2.5	0.5	v v	
IIL IIH IOC ISC	Input low current Input high current Open coffector off state current ⁵ Output short circuit current ⁶	$V_{IN} = 0.4V$ $V_{IN} = 2.7V$ $V_{OUT} = 2.4V$ $V_{CC} = max$	-40	-400 20 20 -100	μΑ μΑ mA	
I _{CC} I _{BB}	V _{CC} supply current V ₈₈ supply current	V _{CC} = max		130 275	mA mA	

HOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or at any other conditions other than those indicated in the Electrical Characteristics section of this data sheet is not implied.
- For operating at elevated temperatures, the device must be derated based on + 150°C maximum junction temperature.
- 3. Peremeters are valid over specified temperature range.
- All vollage measurements are relevenced to ground (V_{SS}). For testing, all signals swing between 0.4V and 2.4V with a transition time of 20ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V as appropriate.
- 5. IRON, BRN, DONEN, and OWNN are open collector outputs.
- 6. No more than one output should be connected to ground at one time.
- 7. Capacitive lest load is 100pF for all pins except DTCN which has a 35pF capacitive lest load.


AC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V ±5%, V_{8B} = Figure 4, T_A = 0°C to +70°C^{3.4,7}

		Т	rs				
NO.	FIGURE	CHARACTERISTICS		10MHz		12.5MHz	
			Min	Max	Min	Max	
1	5	A1 - A7, ASN, RWN, set-up to UDSN, LDSN low	0		0		ns
2	5	00 - D15 3-state to invalid data from ASN, CSN, and UDSN or LDSN low	10		10		กร
3	5	DTACKN 3-slate to high from ASN, CSN, and UDSN or LDSN low	10		10		ns
4	5	CSN low after UDSN or LDSN low		25	·	25	ns
5	5, 6	DBENN low after ASN and CSN low		60		60	ns
6	5	D0 - D15 valid data from ASN, CSN, and UDSN or LDSN low		100		100	ns
7	5	DTACKN low after D0 - D15 valid data	-15	30	-15	30	กร
8	5	A1 - A7, ASN, RWN or CSN hold after UDSN and LDSN high	0		0		лs
9	5, 6	DBENN high from either ASN or CSN high		45		45	กร
10	5	D0 - D15 to 3-state from UDSN and LDSN high		80		80	ns
11	5	D0 - D15 to invalid data from UDSN and LDSN high	10	ľ	10		лs
12	5, 6	DTACKN high from UDSN and LDSN high		55		55	ns
13	5, 6	DTACK 3-state from eilher CSN or ASN high		85		85	ns
14	6	A1 - A7, ASN, RWN sel-up to UDSN, LDSN low	50	İ	50		ns/s
15	6	CSN set-up before UDSN or LDSN low	20		20		ns
16	6	DTACKN 3-state to high after CSN and ASN low	10	ŀ	10		ns
17	6	D0 - D15 valid after UDSN or LDSN low	ì	0		0	ns
18	6	DTACKN low from UDSN or LDSN low		100		100	ns
19	6	UDSN and LDSN low time	115	-	100		ns
. 20	6	A1 - A7 hold after UDSN and LDSN high	0		0		ns
21	6	ASN, RWN and CSN hold after UDSN and LDSN high	0	ŀ	0		ns


AC ELECTRICAL CHARACTERISTICS (Continued)


	FIGURE		TI	TENTATIVE LIMITS				
ND.		CHARACTERISTICS	10MHz		12.5MHz		UNIT	
			Min	Max	Min	Max		
22	6	D0 - D15 hold atter UDSN and LDSN high	0		0		ns	
23	7	DBENN low from last low of ASN, IACKN, LDSN		65		65	ns	
24	7	DO - D7 valid after last low of ASN, IACKN, LDSN		105		105	ns	
25	7	DTACKN 3-state to high after last low of ASN, IACKN, LDSN		100		100	пş	
26	7	DTACKN fow after fast fow of ASN, fACKN, LDSN		110		110	ns	
27	7	DBENN high after first high of ASN, IACKN, LDSN		55		55	ns	
28	7	DO - D7 hold after first high of ASN, IACKN, LDSN	}	60		60	กร	
29	7	D0 - D7 3:state after first high of ASN, IACKN, LDSN	1	80		80	ns	
30	7	DTACKN high after first high of ASN, fACKN, LDSN		60		60	ns	
31	7	DTACKN 3-state after first high of ASN, IACKN, LDSN		95		95	ns	
32	8	BRN high from CLK high		65		65	ns	
33	8, 11, 12	BGACKN low from CLK fow		75		75	ns	
34	8, 11, 12	OWNN low from CLK high		75		75	ns	
35	8 8	BGACKN high from CLK low		75		75	ns	
36	8,11,12	OWNN high from CLK high (load dependent)		50		50	ns	
37	10	REON set-up before CLK low	30		30		ns	
38	10	REQN hold after CLK high	20	1	20		ns	
39	10	BRN low from CLK high		80		80	ns	
	1	ASN, UDSN, LDSN, RWN 3-state to high from CLK fow		75		75	ns	
41	11, 12	A1 - A23 to valid ASN	0		0	1	ns	
43	11, 12	ASN fow from CLK high		65	"	65	ns	
44	11, 12	LDSN, UDSN low from CLK high		90	1	90	ns	
45	11, 12	ACKN tow from CLK high		65		65	ns	
46	11, 12	DTACKN set-up to CLK high	30	"	30	"	ns	
47	11, 12	RDYN set-up to CLK low	30		30		ns	
48	11, 12	DTCN low from CLK high		70		70	ns	
49	11, 12	ASN high from CLK high		75		75	ns	
50	11, 12	LDSN, UDSN, high from CLK high		90		90	ns	
51	11, 12	DTACKN, ADYN hold after CLK high	0		ð		n	
52	11, 12	ASN, LDSN, UDSN, high from DTCN fow	-20		-20		กร	
-	11, 12	ASN, LDSN, ODSN, Right from DTCN low ACKN high from CLK high	-24	50	- 20	50	l ns	
53	11, 12			50		50	ns	
54	11, 12	DTCN high from CLK high	10		10		n	
55	11, 12	Address valid after CLK low Address valid after ASN high	0		10		n	
-	11, 12	DONEN (output) low from CLK low		120	'*	120	l n	
56	11, 12			50		50	l n	
57	11, 12	DONEN (output) high from CLK high	30	1	30	""	n	
58	11, 12	DONEN (input) set-up low before CLK low	0		0	1	n:	
59	11, 12	DONEN (input) hold low after CLK high BGACKN, ASN, UDSN, LDSN, RWN to 3-state from CLK low	"	75		75	n	
60	11, 12			100		100	n:	
62	11, 12	A1 - A23 valid to 3-state from CLK high	1	65		65	n	
63	12	R/WN low from CLK high		75	1	75	'n	
64	12	R/WN high from CLK high	30	1 '3	30	1 '3	n	
65	13	RERUNN set-up low before CLK high	20		20		n	
66	13	RERUNN hold low from CLK high	20	100	20	100	n	
67	13	A1 – A23 to idle state from CLK tow		85		85		
68	13	A1 - A23 to valid after CLK fow		1 65		1 63	n	

SCB6B430



SCB68430












Figure 8. DMAI Bus Arbitration Timing


signal which is negated.











NOTES:

1. 16-bit transfer illustrated. For 8-bit transfer either LDSN or UDSN, but not both, will be asserted each cycle, depending on byta addrass.

2. DMAI will release the bus after a RERUNN if there is no valid request. The next request will then ratify the cycle which was terminated by the RERUNN signal.

3. RERUNN must be asserted no later then DTACKN and RDYN.

4. It is cycle is terminated by RERUNN, the transfer count will be one less than the actual data transferred correctly. The double RERUNN signal on the same cycle will terminate the DMAI operation with a status bit set and an interrupt generated (if enabled).

Figure 13. Rerun Asserted During Read from Memory, Write to Device



APPENDIX C

DMA Test Software Listing

The following two software listings, DMABTM and DMABTS, are included as examples for test software that can be utilized for testing the VMIVME-DMA Boards in a back-to-back mode.



1			1202420	******	**************	*****************		
2			*****	*** THIS PART OF THE TEST SOFTWARE IS				
3			*****	FOR THE MASTER'S CHASSIS				
4				***************************************				
5			*****	THIS DMA TEST TESTS 2 DMA'S IN BACK TO BACK MODE				
6			*****	IM SEPERATE CHASSIS. THE TEST PREFORMS DMA TRANSFERS IM			*****	
7			*****					
8			*****					
9			*****					
10			*****					
11			*****	SDEATER AREA OF AREA BY HOLL BEILD			*****	
12			*****					
13				**************************************				
14								
15		00001880		ORG.S	\$1888			
16		3E7C1F80				INITIALIZE STACK POINTER		
17		48F8125A		LEA	MS68.A5	INITIALIZE STACK POINTER SIGNON MESSAGE		
18		4DFB129E		LEA	EHMS88,A6	orangi acaphoc		
19	800010BC			TRAP				
28	0000100E			OC.W	6			
21					v			
22	80001010	123888BB	START	MOVE.B	#\$ 88,01	SETUP DI FOR TRANSFER IN CYCLE S	TEAL	
23	80021214			CLR	06	actor of tox transfer th crops	HENL	
24				oen.	00			
25	86961914	283C5A5A5A5A	STARTI	MAUF I	#\$50505050 NA	FIRST DATA PATTERM TO BE TRANSFE	DE6	
26	0000101C		C I I I I I	ØSR.S	LOMEN1	TIAST ON IN PRITCAL TO BE TANKSPE	REU	
27	0000101E			BSR.S	DMADUT			
28	00001012	31011		Baltia	OHNOU?			
29	99901929	283CA5A5A5A5		MOVE.L	# \$A5A5A5A5,04	SECOND DATA PATTERM		
20	88881826			BSR. S	LDMEM1	SESSIO DATA PATTERN		
31	88981828			BSR.S	OMAQUT			
32	55551620	0150		DONTO	UIIIQUI	·		
33	#### 187A	7800		MOVE.L	#\$00000000 ,D4	THIRD DATA PATTERM		
34	88881820			8SR.S		INTAD DAIN PAILERN		
35	8000102E			85R.S	DHADUT			
34	CDBDIDIE	uzen		00K.1	DINOUT			
37	00001230	7RFF		HOUE I	##EFFEFFE TA	FORTH DATA PATTERN		
38	00001032				LOMEN1	FORTA ONTH PHITEIN		
39	80081834			85R.S	DMASUT	•		
.48		00060008		CMP.B	#8,06			
41	6068183A			BEQ.S	01N			
42		12308028		MOVE.8	#\$28,01	CET TRAUCEER ERR BURGY HARE		
43		4EFB1816		JMP.S	START1	SET TRANSFER FOR BURST MODE		
44		4EF810F8	D1H	JMP.S	START3		-	
45	55551544	AFLO1840	n I II	onr.a	СІЛИТО			
46	QROSIDAD	415900040000	LUNCHI	LEA	CADODO AO	I DAD MEM UITH BATA BATTERN		
47	BBB8184E				\$40000,A0	LOAD MEM. WITH DATA PATTERN		
48		81FC00041000	INITHEMI		04, (A0)+			
49				CMPA.1	#\$41888,A8			
	00001054			9ME	INITHENI			
58	80001858	9E/3		RTS				
51								
52			***************************************					
53			*****TRAHSFER OMA BLOCK OUT************************************					
54			******	********	**************	*****************************	1915519	
55								
56			-NA					
57	0000165A		DNAOUT	MOVE. W	#\$2700,SR	MASK INTERUPTS		
58	0000105E	1920006		MOVE.8	#8,03			

59	00001062	13FC0045B0FF E04D		MOVE. B	1\$45,\$FFE040	LOAD ATTN. INTERRUPT VECTOR
60	0000105A	13FC004000FF E025		MOVE.B	1\$48,\$FFE825	LOAD DMA INTERRUPT VECTOR
61	88881872	13FC020000FF E007		MOVE. B	1\$B,\$FFE007	ENABLE DMA INTERRUPTS
62	99991975	13C100FFE004		MOVE. B	01,\$FFE884	SET UP TRANSFER TYPE
63		13FC00B000FF		MOVE. 8	4\$00,\$FFE000	CLEAR CSR
64	00021088	13FC003700FF E065		MOVE. B	4\$39,\$FFE065	LOAD LWORD+ AND ADDRESS MODIFIER
65			******	******		***************************************
66			*******	99983+++	TYPE CPU'S MULTIPLY	THE INTERRUPT VECTOR BY 4***********************************
67			*******	+++DUR1N	AN INTERRUPT CYCLE	. EXAMPLE : \$45 +\$4 = \$114++++++++++
6B						
69						
79	60001078	21FC0000110B 0114		MOVE.L	#ATTN,\$114	ATTN INT VECTOR LOCATION
71	00031078	21FC0000011AE 0100		MOVE.L	#DDNE1,\$100	DMA DONE VECTOR LOCATION
72	20001000	21FC888811FA 8184		MOVE.L	# I13, * 184	DMA ERROR VECTOR TO LOCATION 113
73			******	******		******************************
74						
75						
76	200010A8	33FC840000FF E00A		MOVE.W	1\$400,\$FFE00A	LOAD TRANSFER COUNT
77	00001030	23FC00040000 90FFE00C		MOVE.L	1\$4900%,\$FFE08C	LOAD MEM ADD COUNTER
78	980010BA	13FC003200FF E005		MOVE. 8	0\$32,\$FFED05	LOAD OCR
79	00001002	13FC001E00FF E045		MOVE.B	#\$1E,\$FFE045	ATTN CONTROL REG. LEVEL 6 INT.
99		13FC000B00FF E061		MOVE.B	4\$08,\$FFE061	SET SPARE 011 TO OMAZ BOARO
B 1	66661605	267C00FFE060	WAIT	MOVE.L	1\$FFE060,A3	
82	00001000	3813		MOVE, W	(A3),04	WAIT FOR DMAZ TO RESPOND
83	000010DA	82448888		AND. W	4\$0000,04	WITH SPARE BIT SET
84	002010DE	8C440980		CMP. W	4\$8888.D4	
85	000810E2	BBEE		DNE.S	WAIT	
B6	000010E4	13FC89120BFF EB61		MOVE.0	#\$12,\$FFE061	ENABLE ATTN OUT, ATTN IN
87	000010EC	46FC2000		MOVE.W	#\$2000,SR	
89	08001BF6	BC030001	SELF1	CMP, B		WAIT FOR SOMETHING TO HAPPEN
89	999019F4			ONE.S	GELF1	
99	000010F6			RTS	VEC. 5	
91	66661616	7274		415		
92			****			***************************************
93						
94			*******	*******	********	+24+>5++++++++++++++++++++++++++++++++++
95						
96		123C20BB	START3	MOVE. 0	•	SET TRANSFER TO CYCLE STEAL
97		10300000			40,06	
98	80001188	13FC000000FF E063		MOVE.8	#0,#FFE063	FAIL LED ON
99						
100	00001108	283C5A5A5A5A	START2	MOVE, L	1\$5A5A5A5A,04	FIRST DATA PATTERN RECIEVED
101	20201108	6122		BSR. S	DMAIN	

182						
183	00001110	203CA5A5A5A5		HOVE.L	#\$A5A5A5A5,04	SECOND DATA PATTERN RECIEVED
184	80001116	611A		BSR.S	DMAIN	
185						
186	00201110	7899		KOVE.L	#\$888000000,04	THIRO DATA PATTERN RECIEVED
187	0000111A	6116		BSR.S	DMAIN	
188						
189	0000111C	78FF		MOVE.L	#\$FFFFFFF,04	FORTH DATA PATTERN RECIEVED
110	0000111E	6112		BSR.S	DMAIN	
111	90001120	9C9999BB		CMP.B	#8,06	COUNT THE NUMBER OF BLOCKS RECTEVED
112	00001124	6700		BEQ.S	DOUT	
113	900B1126	12300020		MOVE. 8	# \$20,01	SET TRANSFER TO BURST MODE
114	0000112A	4EF0:108		JMP.S	START2	
115	0000112E	4EF8101E	DOUT	JMP.S	START	
116						
117						
118	00001132	46FC2788	OMAIN	MOVE.W	#\$27@B,SR	MASK INTERRUPTS
119	00001136	16300000		MOVE.8	#8,03	
128	0000113A	33FC040000FF		MOVE.W	4\$480,\$FFE68A	LOAD TRAMSFER COUNT
		E00A				
121	00001142	23FC80841088		MOVE.L	4\$41000,\$FFE00C	LOAD MEM ADO COUNT
		DOFFEDOC				
122	BB00114C	13FC808000FF		MOVE. 0	4\$B0,\$FFE000	CLEAR CSR
		E686				
123	BB001154	13C100FFE004		MOVE. 8	01,\$FFE884	SET TRANSFER TYPE
124	6000115A	13FC88B268FF		MOVE. B	#\$B2,\$FFEBB5	LDAO OCR
		E865				
125	88981162	13FC6644B6FF		MOVE. 8	#\$44,\$FFE040	LOAD ATTN INT VECTOR
		EB40				
126	8888116A	13FC684600FF		MOVE. 8	#\$46,\$FFE025	LOAD ONA INT VECTOR-
-		E825				
127	00001172	21FC000011BE		HOVE. L	#ATTN1,\$118	ATTN VECTOR LOCATION
		0118				
126	0000117A	21FC000011FA		MOVE.L	#I13,\$11C	OMA ERROR
		011C				
129	@2001182	21FC00000121A		HOVE.L.	#ODNE2,\$118	DNA DONE VECTOR
		0118				
130	0000118A	13FC003900FF		HOVE. 8	#\$39,\$FFE065	LOAD LWORD+ AOOR MODIFIER
		E065			,	
131	00001192	13FC001000FF		MOVE.B	#\$10,\$FFE845	ATTN CONTROL REB, LEVEL 5 THT.
		E045			***************************************	min same marganes o min
132	0.000 L19A	13FC001000FF		MOVE. B	#\$18,\$FFE061	ENABLE ATTN. INT
		E061				
133	100011A2	46FC2000		HOVE.N	#\$2000,SR	
134		80838881	SELF2	CMP.B	#I,D3	WAIT FOR INTERRUPT
135	000011AA			BNE.S	SELF2	WILL THE PROPERTY OF
136	000011AC			RTS	Valid	
137		1272		11,0		
138						
139			******		ONE 1 INTERRUPT SERVIC	E ROUTINE
140	000011AE	5284	OONE1	ADD.B	#1,D6	.L 1/00:11/12
141		163EBBB1	PART		#1,03	
142		13FC008000FF		MOVE.B	4\$08,\$FFE863	
4.74	00001107	EB63		HOVE & B	*40014115000	•
143	000011BC	_		RTE		
144	00001100	TE/U		RIE		
145					THE INTERPRET CERTICAL	ROUT1NE******************************
145	99901100	13FC003D00FF		MOVE.B		ENABLE DMA INT
140	00001100	131 2063 1067 6	WILKT	HUYE.D	140Uş4FF 60 4/	CUMBEE DUM INI

		5043				
147	82118688	E047 13FC00BB00FF		MDVE.B	#\$BB,\$FFE007	START DMA CONTROLER
		E887			·	
148	000011CE	13FCB@B300FF E0&1		HOVE.B	#\$B3,\$FFEB61	ENABLE ATTN INT DUT, 60 BIT SET, RECEIVE
149	800011D4	4E73		RTE		
150 151			*******	P###ATTN	INTERRUPT SETVICE ROU	T1NE++++++++++++++++++++++++++++++++++++
152						ITYLI DEBUARE BRITTINE
1 5 3	600011DB	13FC000000FF E043	ATTN	MOVE.B	4\$B0,\$FFE063	ATTN SERVICE ROUTINE
154	920911E9	13FC003DB0FF E047		MOVE.B	#\$30,\$FFE847	LOAD DICR (ENA DNA INTERRUPT)
155	880011EB	13FC008BB0FF E007		MOVE.B	4\$BB,\$FFE007	STARY DNA CONTROLER
156	000011F0	13FC000500FF E061		MOVE.B	4\$05,\$FFEB61	HIT GO BIT TO ENABLE HANOSHAKE, CYCLE
157	BBBB11FB			RTE		
158 159						
160	888911FA	4BFB1205	113	LEA.L	MS63,A5	DMA ERROR SERVICE ROUTINE
161		4DFB1219		LEA.L	ENNS63,A6	
162	80001202			TRAP	1 15	
163	69BB1264			DC.B	8	
164	******	•		2012	•	
165	86881285	RDRA	MS63	DC.B	\$D,\$A	
166		4D4153544552		DC.B	'MASTER DNA ERROR'	
167	60001217			DC.B	\$D.\$A	
168	00001217		EMMS63	50.0	40411	
169	DONOIZI		L(81303			
178						*************************************
171						***************
172						***************************************
173						MEVER BUFFER FOR DATA ERRORS
174						**************
175				•		
176	0000121A	5284	DONE2	ADD.B	#1,D6	
177		19300001	B 011-2	MOVE.B	#1,D3	
178		287000041600		MBVE.L	#\$41888,A4	STARTING ADDRESS OF RECIEVER BUFFER
179		38308666		MOVE.W	48,D8	
180	00001224		NOSHIFT		(A4)+,D5	
181	88881220		(CODITION)	CMP. L	D4,B5	CDMPARE BUFFER
192	60881226			BNE.S	DATAERR	
183	99981231			ADD. N	11,50	
184		EC400400		EMP.W	4\$400,D0	
185	6000123			BNE.S	NOSHIFT	
186	E000123			RTE	((00))))	
187	E000124	4570		*****		
188	9999123	4BFB124A	DATAERR	LEA	DERR, A5	
189		E 4DFB125A	MUMERIC	LEA	- ENDERR, AL	
198	0000124			TRAP	#15	
191	0000124			DC.W	6	
192	8900124			TRAP	4 15	
193	6008124			DC.W	•	
173	0000127	0 2000		DU. #	4	
195	0000124	A MINA	DERR	DC.B	\$D,\$A	SCREEN PRINTED MESSAGES
175		н вион C 444154412845		DC.B	'DATA ERROR'	WORLD STATE LEW SIGNATURE
			,	DC.B		
197	8000125	DENOR		DC. D	\$D,\$A	

198	00001258	8D8A		DC.B	\$D,\$A
199	0000125A		ENDERR		
200					
201	8888125A	BDBA	MS68	DC.B	\$D,\$A
282	00001250	445231315728		BC.B	'DR11W TEST IS IN PROGRESS'
2B3	88881275	BDBA		DC.B	\$D,\$A
284	88881277	464C41534B49		DC.B	'FLASHING LEDS INDICATE A PASSING TEST'
285	00001290	BDBA		DC.B	\$D,\$A
286	8888129E		ENMS68		
287				END	

****** TOTAL ERRORS ****** TOTAL WARNINGS 8--

SYMBOL TABLE LISTING

SYMBOL NAME	SECT VALUE	SYMBOL NAME	SECT VALUE
ATTN	988811D8	113	888811FA
ATTN1	888811BE	INITHEM	9000184E
DATAERR	9989123A	LDMEN1	99991948
DERR	9999124A	MS63	88881285
DIN	88881844	MS68	8989125A
DHAIN	88881132	NOSHIFT	9898122A
DMADUT	2022185A	SELF1	888818F8
DONE 1	000011AE	SELF2	988811A6
DONEZ	9998121A	START	99891910
DOUT	0000112E	START1	90001016
ENDERR	88 68125A	START2	99991188
ENMS63	66981219	START3	998919FB
ENMSGB	9898129E	WAIT	909010D2

1			*******		****************		*****			
_			+++++		THIS PART OF THE 1		*****			
2 3			****		FOR THE SLAVE'S CHASSES					
4			******	********						
5			*****	THIS DM	THIS DWA TEST TESTS 2 DWA'S IN BACK TO BACK MODE					
É			111*11		IN SEPERATE CHASSIS, THE TEST PREFORMS DWA TRANSFERS IN					
7			+++++		BOTH DIRECTIONS IN CYCLE STEAL AND BURST MODES. SET JUMPERS .					
ė			*****			IS REQUEST LEVEL 3 AND GRANT LEVEL				
9			*****		E P3 TO P3 AND P4 TO F		*****			
16			******			THIS SOFTWARE IN CHASSIS TWO.	*****			
11			*****		FEB. 23, 1988 BY MGL.		*****			
12										
13										
14										
15		000010B3		ORG.S	\$100B					
16		3E7C1F00			#\$1F88,A7	INITALIZE STACK POINTER				
17		49F8126C		LEA		INTINCIZE SINCK FOIRIER				
10		4DF812AE		LEA		DIGH AN MEDDAGE				
19				TRAP		SIGN ON MESSAGE				
	00001000									
28	969810BE	0000		DE.W	5					
21	2222121	1015	DECTION	01.5	n.e					
22		4245								
23	66661617	13FC890980FF		MOVE.B	#\$00,\$FFE063					
		E 2 63								
24		10306866		MOVE.B						
25	0880161E	12300008		MOVE. B	,	SET TRANSFER TYPE TO CYCLE STEAL				
26						***************************************	******			
27			START			FIRST DATA PATTERN RECIEVED				
28	99991928	6122		BSR.S	DMAIN					
29										
38		283CA5A5A5A5		MOVE.L	The state of the s	SECOND DATA PATTERN RECIEVED				
31	60661636	611A		BSR.S	DMAIN					
32										
33	88881832			MOVE.L	4\$00000000,D4	THIRD DATA PATTERN RECIEVED				
34	68861834	6116		05R.S	DMAIN					
35					•					
36	88661836	7BFF		MOVE. L		FORTH DATA PATTERN RECIEVED				
37	BBB8183B	5112		BSR.S	DMAIN					
28			•							
39	0000103A	8C84005B		CMP.B	48,D6	CHECK THE NUMBER OF BLOCKS RECIEV	ED			
48	0080103E	6788		BEQ.S	DOUT ·					
41	808B1848	123CB82B		MOVE. B	4\$20,DI	SET TRANSFER TYPE TO BURST MODE				
42		4EF81922		JMP.S						
43	88881848	4EF81184	DOUT	JMP.S	STARTI					
44										
45										
46										
47	0888184C	16300000	DMAIN	MOVE. B	40,03					
48		46FC2788				MASK INTERRUPTS				
49		33FC64668BFF			,	LDAD TRANSFER COUNT				
• • •		E80A		.,						
50	0202125C	23FC08041080		MOVE.L	#\$41888,\$FFE08C	LOAD MEM ADD COUNT				
0.0	50051000	BOFFEBEC			** ************************************	and that the owner.				
51	20031044	13FC@BB@B@FF		MOVE.B	#\$B0,\$FFE000	CLEAR CSR				
41	60001600	ESSS		HOYELD	**DD *1 LDDD	VERBIT DUIT				
52	99991015	130100FFE004		MGVE.B	D1,\$FFEB24	SET TRANSFER TYPE				
53										
40	000016/4	13FC000B200FF E005		MOVE. B	4407/3110003	LOAD DCR				
		ESEJ								

54						
	0088107C	13FC004480FF E04D		MOVE.B	\$\$44 ₁ \$FFE84D	LOAD ATTN INT VECTOR
55	20031884	13FC804000FF		MOVE.0	#\$48,\$FFE825	LOAD DWA INT VECTOR
56	088218BC	E025 21FC000010C8		HOVE.L	#ATTN1,\$118	ATTN VECTOR LOCATION
57	08001894	0110 21FC0000122C		MOVE.L	#I13 ₁ \$104	OMA ERROR
58	00631090	9194 21FC000010E2		HOVE.L	#DONE1,\$190	DMA DONE VECTOR
59	002218A4	010B 13FC003900FF E065		HOVE.B	#\$39,\$FFE865	LOAD LWORD+ ADDR MODIFIER
60	898318AC	13FC001D00FF E045		MOVE.B	#\$1D,\$FFE845	ATTK CONTROL REGILEVEL 5 INT.
61	82001884	13FC021800FF E061		MOVE.8	#\$18,\$FFEB61	SPARE, ATTN ENABLE
62	00204880	46FC2000		MOVE.W	AADONN DD	
			651 FB			11417 FOR THEFTHE
63		00030001	SELF2			WAIT FOR INTERRUPT
64	BB881904			BNE.S	SELF2	
65	00001006	4E75		RTS		
66			******	******AT	INI INTERRUPT SERVI	CE ROUTINESSANSSANSSANSSANSSANSSANSSANSSANS
67	08001008	13FC003D00FF E847	ATTNI	MOVE.B	#\$3D,\$FFE047	ENABLE DMA INT
68	609010DB	13FC088800FF E007		MOVE.B	4\$00,\$FFE807	START DMA CONTROLER
69	0000 1008	13F0000300FF E061		MOVE.8	#\$03 ₁ \$FFE061	ENABLE ATTN INT OUT, BO BIT SET, RECEIVE
78	99918E0	4E73		RTE		
71						
72			******			**********************************
72						**************************************
73			*******	******)))	EI DHA INTERRUPT S	ERVICE ROUTINE************************************
73 74			******** *********	s Routing	HEI DMA INTERRUPT S CHECKS THE RECIEV	ERVICE ROUTINE
73 74 75			******** *********	s Routing	HEI DMA INTERRUPT S CHECKS THE RECIEV	ERVICE ROUTINE************************************
73 74 75 76			*********	S ROUTING	NET DHA INTERRUPT S COHECKS THE RECIEV	ERVICE ROUTINE
73 74 75 76 77	e00e10£2		******** *********	S ROUTING	HEI DMA INTERRUPT S CHECKS THE RECIEV	ERVICE ROUTINE
73 74 75 76		5286 16300001	*********	S ROUTING	HEI DMA INTERRUPT S CHECKS THE RECIEV	ERVICE ROUTINE
73 74 75 76 77	020018E4		DONE:	S ROUTING	HEI DMA INTERRUPT S CHECKS THE RECIEV #1,D6 #1,03	ERVICE ROUTINE
73 74 75 76 77 78 79	020012E4 202010E0	16300001 207000841000	DONE:	S ROUTING ADD.B HOVE.8 HOVE.L	TET DHA INTERRUPT SECHECKS THE RECIEVE 1, D6 11, 03 1541888, A4	SERVICE ROUTINE************************************
73 74 75 76 77 78 79 80	020012E4 203010E0 020010EE	16300001 207000841000 38300800	**************************************	ADD.B HOVE.B HOVE.L	#1,D6 #1,03 #\$41888,A4 #8,D8	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81	090018E4 803010E0 080010EE 800810F2	163C0001 207C000241000 303C0000 2A1C	DONE:	ADD.B MOVE.L MOVE.W MOVE.L MOVE.L	#1,D6 #1,03 #\$41888,A4 #6,D8 (A4)+,D5	SERVICE ROUTINE************************************
73 74 75 76 77 78 79 80 81 82	020018E4 208010E0 080010EE 800010F2 000012F4	163C0D01 207C00241009 3£3C09DB 2A1C 0A94	**************************************	ADD.B MOVE.B MOVE.L MOVE.W MCVE.L CMP.L	#1,D6 #1,03 #\$41880,A4 #8,D0 (A4)+,D5 D4,D5	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83	020010E4 203010E0 020010EE 200010F2 000012F4 002012F4	163C0001 207C00841000 383C0000 2A1C 0A84 66000154	**************************************	ADD.B MOVE.B MOVE.L MOVE.W MOVE.L CMP.L ONE.L	#1,D6 #1,D6 #1,03 #\$41888,A4 #8,D8 (A4)+,D5 DATAERR	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83	020010E4 203010E0 020010EE 200010F2 000012F4 002010F6	163C0001 207C00841000 383C0800 2A1C 8A84 66B00154 5240	**************************************	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D8 (A4)+,D5 DATAERR #1,D8	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83 84 85	020010E4 202010EE 020010F2 000010F4 000010F6 000010FA 000010FA 000010FA	163C0081 207C00841000 383C0800 2A1C 8A94 66880154 5248 8C400480	**************************************	ADD.B HOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83 84 85 86	020012E4 202010E0 060010EE 800010F2 000010F4 000010F6 000010FA 00001160	163C0001 207C00241000 323C0000 2A1C 0A04 66000154 5240 0C400400 66FB	**************************************	ADD.B HOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CMP.W BNE.S	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D8 (A4)+,D5 DATAERR #1,D8	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83 84 85	020010E4 202010EE 020010F2 000010F4 000010F6 000010FA 000010FA 000010FA	163C0001 207C00241000 323C0000 2A1C 0A04 66000154 5240 0C400400 66FB	**************************************	ADD.B HOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0	BERVICE ROUTINE ************************************
73 74 75 76 77 78 79 80 81 82 83 84 85 86	020012E4 202010E0 060010EE 800010F2 000010F4 000010F6 000010FA 00001160	163C0001 207C00241000 323C0000 2A1C 0A04 66000154 5240 0C400400 66FB	**************************************	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D8 (A4)+,D5 D4,D5 DATAERR #1,D8 #\$408,D8	BERVICE ROUTINE************************************
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87	020012E4 202010E0 060010EE 800010F2 000010F4 000010F6 000010FA 00001160	163C0001 207C00241000 323C0000 2A1C 0A04 66000154 5240 0C400400 66FB	**************************************	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE	#1,D6 #1,D6 #1,03 #\$41888,A4 #0,D8 (A4)+,D5 D4,D5 DATAERR #1,D8 #\$408,D8	BERVICE ROUTINE ************************************
73 74 75 76 77 78 81 82 83 84 85 86 87 88	020012E4 202010EE 202010F2 202010F4 202010F6 202010F6 202010F6 202010F6 20201160 20201160	163C0081 207C00841008 383C0000 2A1C 0A84 66000154 5240 0C400486 66FB 4E73	terester terester dones Noshift	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 D4,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 99	020012E4 020010EE 020010F2 020012F4 020012F6 020010FA 02001160 02001160 02001160 02001160	163C0001 207C00241000 383C0000 2A1C 0A94 66000154 5240 0C400400 66FB 4E73	terester terester dones Noshift	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 98 98	020012E4 03010EE 060010EE 000010F4 000010F6 000010F6 00001100 00001100	163C0001 207C00241000 383C0000 2A1C 0A04 66B00154 5240 0C400400 66FB 4E73	terester terester dones Noshift	ADD.B HOVE.B HOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B HOVE.B	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 99	020012E4 03010EE 060010EE 000010F4 000010F6 000010F6 00001100 00001100 00001100 00001100	163C0081 207C00841008 383C0900 2A1C 0A84 66080154 5240 0C400488 66FB 4E73 163C0000 1C3C0900 1C3C0900 1C3C0900	DONE:	ADD.B HOVE.B HOVE.L MOVE.L MOVE.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B HOVE.B HOVE.B HOVE.B	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT	BERVICE ROUTINE************************************
73 74 75 76 77 78 81 82 83 84 85 86 87 89 92 93	020012E4 03010EE 060010EE 000010F4 000010F6 000010F6 00001100 00001100 00001100 00001100	163C0081 207C00841008 383C0000 2A1C 0A04 66B00154 5240 0C400480 66FB 4E73	DONE:	ADD.B HOVE.B HOVE.L MOVE.L MOVE.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B HOVE.B HOVE.B HOVE.B	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 D4,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT #0,D3 #0,D6 #\$8,D1	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 89 92 93 94	020012E4 203010EE 203010F2 203010F4 203010F6 203010F6 203010F6 20301168 20201169 20201109 20201109 20201100 20201100 202011100	163C0081 207C00841008 383C0000 2A1C 0A84 66B00154 5240 8C400488 66FB 4E73 163C0000 1C3C0000 1C3C0000 123C0000 123C00000 123C00000 123C000000 123C000000000000000000000000000000000000	DONE:	ADD. B MOVE. B MOVE. L MOVE. L MOVE. L CMP. L ONE. L ADD. W CHP. W BNE. S RTE ****DMA MOVE. B MOVE. B MOVE. B	#1,D6 #1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 D4,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT #0,D3 #0,D6 #\$88,D1 #\$80,\$FFE863	BERVICE ROUTINE************************************
73 74 75 76 77 78 81 82 83 84 85 86 87 88 98 98 97 97 97 97 97 97 97 97 97 97 97 97 97	020012E4 203010EE 203010F2 203010F4 203010F6 203010F6 203010F6 20301168 20301169 20201169 20201100 20201100 20301110	163C0001 207C00841000 383C0000 2A1C 0A84 66000154 5240 0C400400 66FB 4E73 163C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000	DONE:	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B MOVE.B MOVE.B	######################################	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 98 98 97 97 97 97 97 97 97 97 97 97 97 97 97	020012E4 020010FA 020010FA 020010FA 020010FA 020010FA 020011B0 020011B0 020011B0 020011B0 020011B0 020011B0 020011B0	163C0001 207C00841000 383C0000 2A1C 0A84 66000154 5240 0C400400 66FB 4E73 163C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C00000	DONE:	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B	#1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT #0,D3 #0,D6 #\$8,D1 #\$80,\$FFE863	BERVICE ROUTINE************************************
73 74 75 76 77 78 88 81 82 83 84 85 88 89 89 89 91 92 93 94 95 96 97	020012E4 203010EE 203010F2 203010F4 203010F6 203010F6 203010F6 20301168 20301169 20201169 20201100 20201100 20301110	163C0001 207C00841000 383C0000 2A1C 0A84 66000154 5240 0C400400 66FB 4E73 163C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C00000	DONE:	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L CMP.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B MOVE.B MOVE.B	######################################	BERVICE ROUTINE************************************
73 74 75 76 77 78 80 81 82 83 84 85 86 87 88 98 98 97 97 97 97 97 97 97 97 97 97 97 97 97	020012E4 003010EE 003010F4 003010F6 003010F6 003010F6 003010F6 00301109 00201109 00201109 00201109 00201110	163C0001 207C00841000 383C0000 2A1C 0A84 66000154 5240 0C400400 66FB 4E73 163C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C0000 1C3C00000	DONE! NOSHIFT START1	ADD.B MOVE.B MOVE.L MOVE.L MOVE.L ONE.L ADD.W CHP.W BNE.S RTE MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B MOVE.B	#1,D6 #1,D3 #\$41800,A4 #0,D0 (A4)+,D5 DATAERR #1,D0 #\$400,D0 NOSHIFT #0,D3 #\$80,55 #\$80,55 #\$80,55 #\$80,55 #\$80,55 #\$80,55 #\$5A5A5A5A,D4 LDMEN1 DMAOUT	BERVICE ROUTINE************************************

100	00001179	612E		BSR.S	LDMEM1	
101	0220112A	6138		BSR.S	DMADUT	
182						
183	8888 1120	7888		MOVE. L	4\$800000000,04	THIRD DATA 8LOCK TRANSFERED
184	0220112E			BSR.S	LDHEM1	
105	00801138			BSR.S	DMADUT	
	00001126	012#		B3N.3	וניטאחט	
105				NAME I	************	PORTH BATA OF BOY TOANSTERE
107	68091132			MOVE.L		FORTH DATA BLOCK TRANSFERED
198	00001134			BSR.S	LDKEN1	
109	00001136	6124		85R.5	DMADUT	
110						
111	00001138	BCB66888		CMP.B	18,06	CHECK NUMBER OF ELOCKS TRANSFERED
112	00001130	6768		BEQ.S	DIN	
113	0000113E	12300828		MOVE.B	#\$28,D1	SET TRANSFER TYPE TO BURST MODE
114		4EF81118		JMP.S	START2	•
115		4EF81010	DIN	JMP.S	RESTART	
116	ED001110	ILI DI DI	2411	111110		
117	02001126	415980848868	L BMEK1	LEA	\$40000,A0	LDAD DATA BLOCK
118	20001158		INITHEMI		D4, (A8)+	CONF DATA BEDGE
119		B1FC88841888		CMPA. L	4\$4199B,A8	
120	02001158			BNE.S	Inithemi	
121	0000115A	4E75		RTS		
122						
123 .	08001150	46FC2700	DMADUT	MOVE.W	1\$270B,SR	MASK INTERUPTS
124	90881168	16300000		MOVE. B	#9,03	
125	88881164	13FC904500FF		MOVE.B	1\$45,\$FFEB4D	LOAD ATTN. INTERRUPT VECTOR
		E84D				
126	RODD! IAC	13FC@B4600FF		MOVE.B	#\$46,\$FFE025	LOAD DMA INTERRUPT VECTOR
		E825			,	
127	00801174	13FC000B00FF		MOVE.B	#\$B.\$FFE007	ENABLE DMA INTERRUPTS
127	00001111	ERR7		1121212	***************************************	
100	00001170	13C1B0FFEBB4		MOVE.B	01,\$FFE004	SET UP TRANSFER TYPE
128				MOVE. B	1\$90,\$FFE000	CLEAR CSR
129	96851193	13FCBGBBBGFF		HUVE. 5	#>50,>rrz600	CLEHR GOR
		E898		NEUE D	##** #CCC016	LOAD LUDDE- AND ADDDECK MODIFIED
138	0000118A	13FC003980FF		MOVE. B	#\$39,\$FFE065	LOAD LWDRD+ AND ADDRESS MODIFIER
		EB65				
131						
132						E INTERRUPT VECTOR BY 4*************
133			******	###DURING	AN INTERRUPT CYCLE.	EXAMPLE : \$45 +\$4 = \$114+++++++++++++
134			*******	*******		********************************
135						
136	80001192	21FC0000611FA		MOVE.L	#ATTN,\$114	ATTN INT VECTOR LOCATION
		8114			· ·	
137	20201194	21FCBBBB121C		NOVE.I	4DONE,\$118	DNA DONE VECTOR LOCATION
10,		8118		1101212		
120		0110				
138	ORDER OF LAND	210000001220		MOUS I	ATIT & LIC	BWA EDDOR WESTOR TO COSTINU 113
	8000 11A2	21FC0000122C		NOVE.L	#113,\$11E	DMA ERROR VECTOR TO LOCATION 113
	8090 11A2	21FC0000122C 811C			,	
139	8020 11A2				,	DMA ERROR VECTOR TO LOCATION 113
148	8090 11A2				,	
142 141	8080 11A2			*******	******************	***************************************
148				*******	,	***************************************
142 141		8 11C		*******	##402,\$FFE87A	LOAD TRANSFER COUNT
142 141	EBBC11AA	#11C 33FC#406D&FF	*****	HOVE.W	##402,\$FFE87A	***************************************
148 141 142	EBBC11AA	811C 33FC@400B@FF E0BA	*****	HOVE.W	##402,\$FFE87A	LOAD TRANSFER COUNT
148 141 142 143	E88 C11AA 202 C11B2	811C 33FC6406D8FF E08A 23FCBDD40BBE 80FFE68C	********	MOVE.N	1\$400,\$FFE87A 1\$4000,\$FFE87C	LOAD TRANSFER COUNT LOAD MEM ADD COUNTER
148 141 142	E88 C11AA 202 C11B2	811C 33FC@40008FF E08A 23FC@0040008 00FFE@2C 13FC@03200FF	********	MOVE.N	##402,\$FFE87A	LOAD TRANSFER COUNT
148 141 142 143	E28011AA 202011B2	811C 33FC&400D&FF E08A 23FCBBD40BBE 80FFE0BC 13FC20320BFF E005	******	MOVE.N MOVE.L MOVE.B	#\$32,\$FFE005	LOAD TRANSFER COUNT LOAD MEM ADD COUNTER LOAD OCR
148 141 142 143	E28011AA 202011B2	811C 33FC@40008FF E08A 23FC@0040008 00FFE@2C 13FC@03200FF	******	MOVE.N MOVE.L MOVE.B	#\$32,\$FFE005	LOAD TRANSFER COUNT LOAD MEM ADD COUNTER

146	88801100	13FC020B00FF E061		MOVE.B	#\$@B,\$FFE@61	SET FNCTS BIT TO DRIIN2 BOARD
147	202211D4	267C80FFE068	WAIT	MOVE.L	#\$FFE060,A3	
148	868811DA			MOVE.W	(A3),D4	NAIT FOR DRIIM2 TO RESPOND
149	86981100	82448888		AND.N	\$\$8080,D4	WITH FNCT3 BIT SET
158		80440698		CMP.W	\$\$8080,D4	
151	000011E4			BNE.S	WALT	
152		13FC821288FF		MOVE. 8	#\$12,\$FFE861	ENABLE ATTN OUT, ATTN IN
		E 6 61				
153	000011EE	46FC2000		MOVE. W	#\$200E, SR	
154	@@@ @11F2	8C839881	SELF1	CMP.B	#1,D3	WAIT FOR SOMETHING TO HAPPEN
155	BB0011F6	66FA		BNE.S	SELF1	
156	000011F8	4E75		RTS		
157						
159						
159						
160			*******	EEEKATTN	INTERRUPT SETVICE ROL]T[HE++++++++++++++++++++++++++++++++++++
161						
162	002011FA	13FC06B000FF E063	ATTN	KOVE.B	#\$90,\$FFE063	ATTN SERVICE ROUTINE,
163	00001202	15FC083D90FF E847		MOVE.8	#\$5D,\$FFE047	LOAD DICE (ENA DMA INTERRUPT)
164	0000120A	13FC000000FF		MOVE.B	#\$88,\$FFE007	START DNA CONTROLER
		E007				
165	88881212	13FC#86568FF		MOVE.9	#\$85,\$FFE861	HIT OD BIT TO ENABLE HANDSHAKE
		E061				
166	6668121A	4E73		RTE		
167						
168						
169						
170			*****DMA	DONE IN	TERRUPT SERVICE ROUTH	NE ====================================
171					•	
172	00001210		DONE	ADD.B		
173		16300001		MOVE.B		TUDA LED OFF
174	69881322	13FC000000FF		MOVE.B	#\$80,\$FFE063	TURN LED OFF
		E693		DYC		
175	0009122A	48/3		RTE		
176						
177		10504077	117	LEA	NCCT AF	DMA ERROR ROUTINE
178		48F81237	113	LEA	MS63,A5	BUH ENDON HOOTIME
179		4DF81248		LEA	ENMS93,A6	
188	88001234			TRAP DC. B	\$13	
181	66661236	DC		DC. II		
182	82681237	ARGA	MSG3	DC.8	\$D,\$A	
183	_	494153544552		DC.8	'MASTER DMA ERROR'	
194	88881249			DC.B	\$D ₁ \$A	
125	26081249		ENMS63	DC.D	41141	
186	00001270		Elitiban			
187 188						
189	88881747	4BF81250	DATAERR	{ E4.1	DERR, A5	
190		4DF81260	PHENCHA	LEA.L	ENDERR, A6	
191	88881254			TRAP	#15	
192	00001256			DC.¥	Ł	•
193	00001256			TRAP	#15	
194	80081254			DE.W	8	
195	00001701			20.8	•	
196	00001250	BDBA	DERR	DC.B	\$D,\$A	

197	0000125E	444154412845		DC.9	"DATA ERROR"
198	00001268	&DBA		DC.B	\$D,\$A
199	8888126A	2D2A		DC.B	\$D,\$A
289	00001260		ENDERR		
201					
202	8888126C	EDEA	MS68	DC.B	\$D,\$A
203	8888126E	444D41285445		DC. B	'DMA TEST IS IN PROGRESS'
284	00001285	ODO A		DC.B	\$D,\$A
285	00001207	464041534849		DC.B	"FLASHING LEDS INDICATE A PASSING TEST"
285	800012AC	BDBA		DC.B	\$D,\$A
287	000012A5		ENMSS8		
298					
289				END	

****** TOTAL ERRORS 0--***** TOTAL WARNINGS 8--

SYMBOL TABLE LISTING

SYMBOL NAME	SECT	VALUE	SYMBOL NAKE	SECT	VALUE
ATTN		989011FA	113		0080122C
ATTNI		00301008	INITHEM1		00001150
DATAERR		6899124C	LDMEN!		0000114A
DERR		9998125C	M563		90001237
DIN		00001146	MS68		99991260
DMAIN		9898194C	NOSHIFT		000010F2
DMAGUT		8000115C	RESTART		20001210
DONE		0080121C	SELF1		000011F2
BONE 1		00001052	SELF2		002010C0
דטמע		00001048	START		00001022
ENDERR		2080126C	START1		00001104
ENMS63		60031248	START2		2020111B
ENMS68		B8B812AE	WAIT		00301104

DOCUMENTATION EVALUATION FORM

VMIC welcomes your comments and suggestions. Please return this form to: VME MICROSYSTEMS INTERNATIONAL CORPORATION 12090 South Memorial Parkway Huntsville, Alabama 35803-3308 (205) 880-0444 1-800-322-3616 Evaluation: Please rate the following areas on a scale of 1 to 5 (1 = Poor; 5 = Excellent). DOCUMENT NO .: REVISION DATE: READABILITY **ILLUSTRATIONS** ORGANIZATION PROGRAMMING INFORMATION ACCURACY **SPECIFICATIONS** COMPLETENESS MAINTENANCE DIAGRAMS SPECIFIC PROBLEMS: PAGE(s) () CLARIFICATION REQUIRED () NOT ENOUGH INFORMATION GIVEN () TYPOGRAPHICAL ERRORS () TECHNICAL ERRORS (EXPLAIN):_____ DOCUMENT USE: (check all that apply) () SOFTWARE () PRODUCT EVALUATION () MAINTENANCE () TRAINING () HARDWARE () OPERATION ADDITIONAL COMMENTS:_____ YOUR NAME: TITLE: COMPANY: MAIL STOP: STREET: CITY, STATE, ZIP:

PHONE:



